參數(shù)資料
型號: ISP1362EE,551
廠商: NXP SEMICONDUCTORS
元件分類: 總線控制器
英文描述: UNIVERSAL SERIAL BUS CONTROLLER, PBGA64
封裝: 6 X 6 MM, 0.80 HEIGHT, PLASTIC, MO-195, SOT-543-1, TFBGA-64
文件頁數(shù): 132/152頁
文件大?。?/td> 677K
代理商: ISP1362EE,551
ISP1362_5
NXP B.V. 2007. All rights reserved.
Product data sheet
Rev. 05 — 8 May 2007
80 of 152
NXP Semiconductors
ISP1362
Single-chip USB OTG Controller
14.3 HC root hub registers
All registers included in this partition are dedicated to the USB root hub, which is an
integral part of the Host Controller although it is functionally a separate entity. The HCD
emulates USB Driver (USBD) accesses to the root hub by using a register interface. The
HCD maintains many USB-dened hub features that are not required to be supported in
hardware. For example, the hub’s device, conguration, interface and endpoint descriptors
are maintained only in the HCD, as well as some static elds of the class descriptor. The
HCD also maintains and decodes the address of the root hub device and other trivial
operations that are better suited to software than to hardware.
Root hub registers are developed to maintain the similarity of bit organization and
operation to typical hubs found in the system.
Four registers are dened as follows:
HcRhDescriptorA
HcRhDescriptorB
HcRhStatus
HcRhPortStatus[1:NDP]
Each register is read and written as a double word. These registers are only written during
initialization to correspond with the system implementation. The HcRhDescriptorA and
HcRhDescriptorB registers can be read or written, regardless of the USB states of the
Host Controller. You can write to HcRhStatus and HcRhPortStatus only when the Host
Controller is in the USBOperational state.
14.3.1 HcRhDescriptorA register (R/W: 12h/92h)
The HcRhDescriptorA register is the rst of two registers describing the characteristics of
the root hub. The bit allocation is given in Table 55.
Code (Hex): 12 — read
Bit
15
14
13
12
11
10
9
8
Symbol
reserved
LST[10:8]
Reset
-----
1
0
Access
-----
R/W
Bit
7
6
5
4
3
2
1
0
Symbol
LST[7:0]
Reset
00101000
Access
R/W
Table 54.
HcLSThreshold register: bit description
Bit
Symbol
Description
31 to 11
-
reserved
10 to 0
LST[10:0]
LSThreshold: Contains a value that is compared to the FrameRemaining
(FR) eld before a low-speed transaction is initiated. The transaction is
started only if FrameRemaining (FR)
≥ this eld. The value is calculated by
the HCD. The HCD must consider transmission and set-up overhead, while
calculating this value.
相關PDF資料
PDF描述
ISP1520BD,557 UNIVERSAL SERIAL BUS CONTROLLER, PQFP64
ISP1520BD,557 UNIVERSAL SERIAL BUS CONTROLLER, PQFP64
ISP1561BM,557 UNIVERSAL SERIAL BUS CONTROLLER, PQFP128
ISP1561BM,557 UNIVERSAL SERIAL BUS CONTROLLER, PQFP128
ISP1563BM UNIVERSAL SERIAL BUS CONTROLLER, PQFP100
相關代理商/技術參數(shù)
參數(shù)描述
ISP1362EE-S 功能描述:IC USB CTRL SNGL CHIP 64TFBGA RoHS:是 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標準包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應商設備封裝:36-QFN(6x6) 包裝:* 其它名稱:Q6396337A
ISP1362EE-T 功能描述:USB 接口集成電路 USB OTG HOST RoHS:否 制造商:Cypress Semiconductor 產(chǎn)品:USB 2.0 數(shù)據(jù)速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:WLCSP-20
ISP1362EEUM 功能描述:IC USB OTG CONTROLLER 64-TFBGA RoHS:是 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標準包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應商設備封裝:36-QFN(6x6) 包裝:* 其它名稱:Q6396337A
ISP1362PCI/DOSOTG 制造商:NXP Semiconductors 功能描述:
ISP1501 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Hi-Speed Universal Serial Bus peripheral transceiver