參數(shù)資料
型號: MFRC53001T
廠商: NXP Semiconductors N.V.
元件分類: 通信及網(wǎng)絡(luò)
英文描述: ISO-IEC 14443 A Reader IC
封裝: MFRC53001T/0FE<SOT287-1 (SO32)|<<http://www.nxp.com/packages/SOT287-1.html<1<week 5, 2005,;MFRC53001T/0FE<SOT287-1 (SO32)|<<http://www.nxp.com/packages/SOT287-1.html<1
文件頁數(shù): 62/115頁
文件大?。?/td> 2590K
代理商: MFRC53001T
MFRC530_33
All information provided in this document is subject to legal disclaimers.
NXP B.V. 2010. All rights reserved.
Product data sheet
PUBLIC
Rev. 3.3 — 6 July 2010
057433
62 of 115
NXP Semiconductors
MFRC530
ISO/IEC 14443 A Reader IC
10.5.4.7
RxControl2 register
Controls decoder behavior and defines the input source for the receiver.
Table 93.
Bit
Symbol
Access
Table 94.
Bit
7
[1]
I-clock and Q-clock are 90
°
phase-shifted from each other.
10.5.4.8
ClockQControl register
Controls clock generation for the 90
°
phase-shifted Q-clock.
Table 95.
Bit
Symbol
Access
Table 96.
Bit
7
RxControl2 register (address: 1Eh) reset value: 0100 0001b, 41h bit allocation
7
6
5
4
RcvClkSelI
RxAutoPD
R/W
R/W
3
2
1
0
0000
R/W
DecoderSource[1:0]
R/W
RxControl2 register bit descriptions
Symbol
RcvClkSelI
Value
1
0
1
Description
I-clock is used as the receiver clock
[1]
Q-clock is used as the receiver clock
[1]
receiver circuit is automatically switched on before
receiving and switched off afterwards. This can be used to
reduce current consumption.
receiver is always activated
these values must not be changed
selects the source for the decoder input
LOW
internal demodulator
a subcarrier modulated Manchester encoded signal on
pin MFIN
a baseband Manchester encoded signal on pin MFIN
6
RxAutoPD
0
0
5 to 2
1 to 0
0000
DecoderSource[1:0]
00
01
10
11
ClockQControl register (address: 1Fh) reset value: 000x xxxxb, xxh bit allocation
7
6
5
4
ClkQ180Deg
ClkQCalib
0
R
R/W
R/W
3
2
1
0
ClkQDelay[4:0]
D
ClockQControl register bit descriptions
Symbol
Value
ClkQ180Deg
1
Description
Q-clock is phase-shifted more than 180
°
compared to the
I-clock
Q-clock is phase-shifted less than 180
°
compared to the
I-clock
Q-clock is automatically calibrated after the reset phase and
after data reception from the card
no calibration is performed automatically
this value must not be changed
this register shows the number of delay elements used to
generate a 90
°
phase-shift of the I-clock to obtain the
Q-clock. It can be written directly by the microprocessor or
by the automatic calibration cycle.
0
6
ClkQCalib
0
1
0
-
5
4 to 0
0
ClkQDelay[4:0]
相關(guān)PDF資料
PDF描述
MFRC53101T ISO-IEC 14443 reader IC
MFRX85201HD Secure contactless reader solution
MMBD4148 High-speed switching diode
MMBD6050-V-GS08 SWITING 70V 0.2A 3PIN SOT-23 - Tape and Reel
MMBD6050-V-GS18 SWITING 70V 0.2A 3PIN SOT-23 - Tape and Reel
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MFRC53001T/0FE 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:ISO/IEC 14443 A Reader IC
MFRC53001T/0FE,112 功能描述:RFID應(yīng)答器 MIFARE HS READER RoHS:否 制造商:Murata 存儲容量:512 bit 工作溫度范圍:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體: 封裝:Reel
MFRC53001T/0FE,518 功能描述:RFID應(yīng)答器 IC READER 13.56MHZ RoHS:否 制造商:Murata 存儲容量:512 bit 工作溫度范圍:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體: 封裝:Reel
MFRC53001T/0FE112 制造商:NXP Semiconductors 功能描述:CNTCLESS RC 3.3V ISO14443-A/B
MFRC531 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Short Form Specification