14-12
MPC561/MPC563 Reference Manual
MOTOROLA
Programming the QADC64E Registers
Example 2: switching from enhanced mode to legacy mode
— QADCMCR = 0x280 or 0x380; LOCK = 1, SUPV =1 (Can write FLIP = x since
value will not change)
— QADCMCR = 0x280; LOCK = 1, FLIP = 0, SUPV = 1
— QADCMCR = 0x080; LOCK = 0, FLIP = 0, SUPV =1
14.3.1.4 Supervisor/Unrestricted Address Space
The QADC64E memory map is divided into two segments: supervisor-only data space and
assignable data space. Access to supervisor-only data space is permitted only when the
software is operating in supervisor access mode. Assignable data space can be either
restricted to supervisor-only access or unrestricted to both supervisor and user data space
accesses. The SUPV bit in the QADCMCR designates the assignable space as supervisor
or unrestricted.
The following information applies to accesses to address space located within the module’s
16-bit boundaries and where the response is a bus error. See
Table 14-6 for more
information.
Attempts to read a supervisor-only data space when not in the supervisor access
mode and SUPV = 1, causes the bus master to assert a bus error condition. No data
is returned. If SUPV = 0, the QADC64E asserts a bus error condition and no data is
returned.
Attempts to write to supervisor-only data space when not in the supervisor access
mode and SUPV = 1, causes the bus master to assert a bus error condition. No data
is written. If SUPV = 0, the QADC64E asserts a bus error condition and the register
is not written.
Attempts to read unimplemented data space in the unrestricted access mode and
SUPV = 1, causes the bus master to assert a bus error condition and no data is
returned. In all other attempts to read unimplemented data space, the QADC64E
causes a bus error condition and no data is returned.
Attempts to write unimplemented data space in the unrestricted access mode and
SUPV= 1, causes the bus master to assert a bus error condition and no data is written.
In all other attempts to write unimplemented data space, the QADC64E causes a bus
error condition and no data is written.
Attempts to read assignable data space in the unrestricted access mode when the
space is programmed as supervisor space causes the bus master to assert a bus error
condition and no data is returned.
Attempts to write assignable data space in the unrestricted access mode when the
space is programmed as supervisor space causes the bus master to assert a bus error
condition and the register is not written.