MOTOROLA
Chapter 7. Reset
7-13
Reset Configuration
7.5.3
Soft Reset Configuration
When a soft reset event occurs, the MPC561/MPC563 reconfigures the development port.
17:18
SC
Single Chip Select — This field defines the mode of theMPC562/MPC564. See
Table 6-10.00 Extended chip, 32 bits data
01 Extended chip, 16 bits data
10 Single chip and show cycles (address)
11 Single chip
19
ETRE
Exception Table Relocation Enable — This field defines whether the Exception Table Relocation
feature in the BBC is enabled or disabled; The default state for this field is disabled. For more
20 2, 3
FLEN
Flash Enable — This field determines whether the on-chip Flash memory is enabled or disabled
out of reset. The default state is disabled, which means that by default, the boot is from external
0 Flash disabled — boot is from external memory
1 Flash enabled
21
EN_
COMP 4
Enable Compression — This bit enables the operation of the MPC562/MPC564 with compressed
22
EXC_
Exception Compression — This bit determines the operation of the MPC562/MPC564 with
exceptions. If this bit is set, then the MPC562/MPC564 assumes that ALL the exception routines
are in compressed code. The default indicates the exceptions are all non-compressed. See
23
—
Reserved. This bit must not be high in the reset configuration word.
24:25
OERC
Other Exceptions Relocation Control — These bits effect only if ETRE was enabled. See
00 Offset 0
01 Offset 64 Kbytes
10 Offset 512 Kbytes
11 Offset to 0x003F E000
26:27
—
Reserved
28:30
ISB
Internal Space Base Select — This field defines the initial value of the ISB field in the IMMR
register. A detailed description is in
Table 6-12. The default state is that the internal memory map
is mapped to start at address 0x0000_0000. This bit must not be high in the reset configuration
word.
31
DME
Dual Mapping Enable — This bit determines whether Dual mapping of the internal Flash is
enabled. For a detailed description refer to
Table 10-12. The default state is that dual mapping is
disabled.
0
Dual mapping disabled
1
Dual mapping enabled
1 Bit 15 always comes from the internal Flash Reset Configuration Word (MPC563 only).
2 This bit should not be set on the MPC561/MPC562.
4 Available only on the MPC562/MPC564, software should write "0" to this bit for MPC561/MPC563.
Table 7-5. RCW Bit Descriptions (continued)
Bits
Name
Description