2-8
MPC561/MPC563 Reference Manual
MOTOROLA
Signal Summary
BG / VF0 / LWP1
1
I/O
Controlled by
RCW[DBGC].
Bus Grant. Indicates external bus status. BG is asserted low
when the external bus arbiter grants ownership of the
external bus to a specific master. This is an active-low signal
and needs an external pull-up resistor to ensure proper
operation and meet signal timing specifications.
O
Visible Instruction Queue Flush Status 0. This output signal
together with VF1 and VF2 is output by the
MPC561/MPC563 when program instruction flow tracking is
required. VFs report the number of instructions flushed from
the instruction queue in the internal core. See
Chapter 23,O
Load/Store Watchpoint 1. This output signal reports the
detection of a data watchpoint in the program flow executed
by the RCPU.
BR / VF1 / IWP2
1
I/O
Controlled by
RCW[DBGC].
Bus Request. Indicates that the external bus has been
requested for external cycle. This is an active-low signal and
needs an external pull-up resistor to ensure proper
operation and meet signal timing specifications.
O
Visible Instruction Queue Flush Status 1. This output signal
together with VF0 and VF2 is output by the
MPC561/MPC563 when program instruction flow tracking is
required. VFs report the number of instructions flushed from
the instruction queue in the internal core. See
Chapter 23,O
Instruction Watchpoint 2. This output signal reports the
detection of an instruction watchpoint in the program flow
executed by the RCPU.
BB / VF2 / IWP3
1
I/O
Controlled by
RCW[DBGC].
Bus Busy. Indicates that the master is using the external bus.
BB is an active-low signal and needs an external pull-up
resistor to ensure proper operation and signal timing
specifications.
O
Visible Instruction Queue Flush Status 2. This output signal
together with VF0 and VF1 is output by the
MPC561/MPC563 when a program instructions flow tracking
is required. VFs report the number of instructions flushed
from the instruction queue in the internal core.
O
Instruction Watchpoint 3. This output signal reports the
detection of an instruction watchpoint in the program flow
executed by the internal core.
IWP[0:1] / VFLS[0:1]
2
O
Controlled by
RCW[DBGC].
Instruction Watchpoint [0:1]. These output signals report the
detection of an instruction watchpoint in the program flow
executed by the RCPU.
O
Visible History Buffer Flush Status [0:1]. These signals are
output by the MPC561/MPC563 to enable program
instruction flow tracking. They report the number of
instructions flushed from the history buffer in the RCPU. See
Table 2-1. MPC561/MPC563 Signal Descriptions (continued)
Signal Name
No. of
Signals
Type
Function after
Reset 1
Description