參數(shù)資料
型號(hào): MT48LC32M4A2P-7ELIT:G
元件分類: DRAM
英文描述: 32M X 4 SYNCHRONOUS DRAM, 5.4 ns, PDSO54
封裝: 0.400 INCH, LEAD FREE, PLASTIC, TSOP2-54
文件頁(yè)數(shù): 58/74頁(yè)
文件大?。?/td> 2385K
PDF: 09005aef8091e66d/Source: 09005aef8091e625
Micron Technology, Inc., reserves the right to change products or specifications without notice.
128MSDRAM_2.fm - Rev. N 1/09 EN
61
1999 Micron Technology, Inc. All rights reserved.
128Mb: x4, x8, x16 SDRAM
Timing Diagrams
Figure 45:
Single READ – With
ENABLE AUTO PRECHARGE
tCH
tCL
tCK
tRP
tRAS
tRCD
CAS Latency
tRC
DQM /
DQML, DQMU
CKE
CLK
A0–A9, A11
DQ
BA0, BA1
A10
tCMH
tCMS
tAH
tAS
tAH
tAS
tAH
tAS
ROW
BANK
ROW
BANK
DON’T CARE
UNDEFINED
tHZ
t OH
DOUT m
tAC
COMMAND
tCMH
tCMS
NOP2
READ
ACTIVE
NOP
NOP2
ACTIVE
NOP
tCKH
tCKS
COLUMN m3
T0
T1
T2
T4
T3
T5
T6
T7
T8
NOP
Auto Precharge
Notes:
1. For this example, BL = 1, and CL = 2.
2. x16: A9 and A11 = “Don’t Care.”
x8: A11 = “Don’t Care.”
3. READ command not allowed or tRAS would be violated.
相關(guān)PDF資料
PDF描述
MT55L256L18FT-12TR 256K X 18 ZBT SRAM, 9 ns, PQFP100
MT55L256L32FT-12 256K X 32 ZBT SRAM, 9 ns, PQFP100
MT55L512V18PF-6 512K X 18 ZBT SRAM, 3.5 ns, PBGA165
MT57W4MH9CF-6 4M X 9 DDR SRAM, 0.5 ns, PBGA165
MT58L128L36D1T-5IT 128K X 36 STANDARD SRAM, 2.8 ns, PQFP100
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT48LC32M4A2TG 制造商:MICRON 制造商全稱:Micron Technology 功能描述:SYNCHRONOUS DRAM
MT48LC32M4A2TG-75 制造商:MICRON 制造商全稱:Micron Technology 功能描述:SYNCHRONOUS DRAM
MT48LC32M4A2TG-75IT 制造商:MICRON 制造商全稱:Micron Technology 功能描述:SYNCHRONOUS DRAM