參數(shù)資料
型號(hào): MT48LC32M4A2P-7ELIT:G
元件分類: DRAM
英文描述: 32M X 4 SYNCHRONOUS DRAM, 5.4 ns, PDSO54
封裝: 0.400 INCH, LEAD FREE, PLASTIC, TSOP2-54
文件頁數(shù): 68/74頁
文件大?。?/td> 2385K
PDF: 09005aef8091e66d/Source: 09005aef8091e625
Micron Technology, Inc., reserves the right to change products or specifications without notice.
128MSDRAM_2.fm - Rev. N 1/09 EN
70
1999 Micron Technology, Inc. All rights reserved.
128Mb: x4, x8, x16 SDRAM
Timing Diagrams
Figure 54:
WRITE – Full-Page Burst
Notes:
1. x16: A9 and A11 = “Don’t Care.”
x8: A11 = “Don’t Care.”
2. tWR must be satisfied prior to PRECHARGE command.
3. Page left open; no tRP.
tCH
tCL
tCK
tRCD
DQM /
DQML, DQMH
CKE
CLK
A0–A9, A11
BA0, BA1
A10
tCMS
tAH
tAS
tAH
tAS
ROW
Full-page burst does not
self-terminate. Can use
BURST TERMINATE
command to stop.2, 3
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
Full page completed
DON’T CARE
COMMAND
tCMH
tCMS
NOP
ACTIVE
NOP
WRITE
BURST TERM
NOP
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
DQ
DIN m
tDH
tDS
DIN m + 1
DIN m + 2
DIN m + 3
tDH
tDS
tDH
tDS
tDH
tDS
DIN m - 1
tDH
tDS
tAH
tAS
BANK
(
)
(
)
(
)
(
)
BANK
tCMH
tCKH
tCKS
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
512 (x16) locations within same row
1,024 (x8) locations within same row
2,048 (x4) locations within same row
COLUMN m 1
T0
T1
T2
T3
T4
T5
Tn + 1
Tn + 2
Tn + 3
相關(guān)PDF資料
PDF描述
MT55L256L18FT-12TR 256K X 18 ZBT SRAM, 9 ns, PQFP100
MT55L256L32FT-12 256K X 32 ZBT SRAM, 9 ns, PQFP100
MT55L512V18PF-6 512K X 18 ZBT SRAM, 3.5 ns, PBGA165
MT57W4MH9CF-6 4M X 9 DDR SRAM, 0.5 ns, PBGA165
MT58L128L36D1T-5IT 128K X 36 STANDARD SRAM, 2.8 ns, PQFP100
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT48LC32M4A2TG 制造商:MICRON 制造商全稱:Micron Technology 功能描述:SYNCHRONOUS DRAM
MT48LC32M4A2TG-75 制造商:MICRON 制造商全稱:Micron Technology 功能描述:SYNCHRONOUS DRAM
MT48LC32M4A2TG-75IT 制造商:MICRON 制造商全稱:Micron Technology 功能描述:SYNCHRONOUS DRAM