Revision 1.1
259
www.national.com
G
Core Logic Module
(Continued)
Offset 50h-53h
HcRhStatus Register (R/W)
Reset Value = 00000000h
31
ClearRemoteWakeupEnable (Write Only).
Writing a 1 to this bit clears DeviceRemoteWakeupEnable. Writing a 0 has no
effect.
30:18
Reserved.
Read/Write 0s.
17
OverCurrentIndicatorChange.
This bit is set when OverCurrentIndicator changes. Writing a 1 clears this bit. Writing a 0
has no effect.
16
Read: LocalPowerStatusChange.
Not supported. Always read 0.
Write: SetGlobalPower.
Write a 1 issues a SetGlobalPower command to the ports. Writing a 0 has no effect.
15
Read: DeviceRemoteWakeupEnable.
This bit enables ports' ConnectStatusChange as a remote wakeup event.
0: Disabled.
1: Enabled.
Write: SetRemoteWakeupEnable.
Writing a 1 sets DeviceRemoteWakeupEnable. Writing a 0 has no effect.
14:2
Reserved.
Read/Write 0s.
1
OverCurrentIndicator.
This bit reflects the state of the OVRCUR pin. This field is only valid if NoOverCurrentProtection
and OverCurrentProtectionMode are cleared.
0: No over-current condition.
1: Over-current condition.
0
Read: LocalPowerStatus.
Not Supported. Always read 0.
Write: ClearGlobalPower.
Writing a 1 issues a ClearGlobalPower command to the ports. Writing a 0 has no effect.
Note:
This register is reset by the UsbReset state.
Offset 54h-57h
HcRhPortStatus[1] Register (R/W)
Reset Value = 00000000h
31:21
Reserved.
Read/Write 0s.
20
PortResetStatusChange.
This bit indicates that the port reset signal has completed.
0: Port reset is not complete.
1: Port reset is complete.
19
PortOverCurrentIndicatorChange.
This bit is set when OverCurrentIndicator changes. Writing a 1 clears this bit. Writing
a 0 has no effect.
18
PortSuspendStatusChange.
This bit indicates the completion of the selective resume sequence for the port.
0: Port is not resumed.
1: Port resume is complete.
17
PortEnableStatusChange.
This bit indicates that the port has been disabled due to a hardware event (cleared PortEna-
bleStatus).
0: Port has not been disabled.
1: PortEnableStatus has been cleared.
16
ConnectStatusChange.
This bit indicates a connect or disconnect event has been detected. Writing a 1 clears this bit.
Writing a 0 has no effect.
0: No connect/disconnect event.
1: Hardware detection of connect/disconnect event.
If DeviceRemoveable is set, this bit resets to 1.
15:10
Reserved.
Read/Write 0s.
9
Read: LowSpeedDeviceAttached.
This bit defines the speed (and bud idle) of the attached device. It is only valid when
CurrentConnectStatus is set.
0: Full Speed device.
1: Low Speed device.
Write: ClearPortPower.
Writing a 1 clears PortPowerStatus. Writing a 0 has no effect.
Table 5-42. USB_BAR+Memory Offset: USB Controller Registers (Continued)
Bit
Description