
Preliminary Data Sheet
October 2000
TFRA08C13 OCTAL T1/E1 Framer
140
L Lucent Technologies Inc.
Framer Register Architecture
(continued)
In the CEPT frame format, FRM_SR54 through FRM_SR63 contain the received Sa4 through Sa8 from the last
valid CRC-4 double-multiframe. In non-CRC-4 mode, these registers are only updated during a basic frame aligned
state. In CRC-4 mode, these registers are only updated during the CRC-4 multiframe alignment state.
Table 102. CEPT Sa Receive Stack (FRM_SR54—FRM_SR63) (Y36—Y3F)
The receive framer stores the current second of the
ANSIPerformance Report Message
transmitted to the
remote end in registers FRM_SR62 and FRM_SR63. The structure of the PRM status registers is shown
in Table 103.
Table 103. Transmit Framer ANSIPerformance Report Message Status Register Structure
Received Signaling Registers: DS1 Format
Table 104. Received Signaling Registers: DS1 Format (FRM_RSR0—FRM_RSR23) (Y40—Y58)
* Bit 6 and bit 5 of the DS1 receive signaling registers are copied from bit 6 and bit 5 of the DS1 transmit signaling registers.
Register
FRM_SR54
FRM_SR55
FRM_SR56
FRM_SR57
FRM_SR58
FRM_SR59
FRM_SR60
FRM_SR61
FRM_SR62
FRM_SR63
Bit 7
Sa4-1
Sa4-17
Sa5-1
Sa5-17
Sa6-1
Sa6-17
Sa7-1
Sa7-17
Sa8-1
Sa8-17
Bit 6
Sa4-3
Sa4-19
Sa5-3
Sa5-19
Sa6-3
Sa6-19
Sa7-3
Sa7-19
Sa8-3
Sa8-19
Bit 5
Sa4-5
Sa4-21
Sa5-5
Sa5-21
Sa6-5
Sa6-21
Sa7-5
Sa7-21
Sa8-5
Sa8-21
Bit 4
Sa4-7
Sa4-23
Sa5-7
Sa5-23
Sa6-7
Sa6-23
Sa7-7
Sa7-23
Sa8-7
Sa8-23
Bit 3
Sa4-9
Sa4-25
Sa5-9
Sa5-25
Sa6-9
Sa6-25
Sa7-9
Sa7-25
Sa8-9
Sa8-25
Bit 2
Sa4-11
Sa4-27
Sa5-11
Sa5-27
Sa6-11
Sa6-27
Sa7-11
Sa7-27
Sa8-11
Sa8-27
Bit 1
Sa4-13
Sa4-29
Sa5-13
Sa5-29
Sa6-13
Sa6-29
Sa7-13
Sa7-29
Sa8-13
Sa8-29
Bit 0
Sa4-15
Sa4-31
Sa5-15
Sa5-31
Sa6-15
Sa6-31
Sa7-15
Sa7-31
Sa8-15
Sa8-31
Transmit
Framer
PRM Status
Bytes
FRM_SR62
FRM_SR63
TSPRM B7
TSPRM B6
TSPRM B5
TSPRM B4
TSPRM B3
TSPRM B2
TSPRM B1
TSPRM B0
G3
FE
LV
SE
G4
LB
U1
G1
U2
R
G5
G2
SL
Nm
G6
Nl
Received Signal Registers
DS1 Received Signaling Registers (0—23)
Voice Channel with 16-State Signaling
Voice Channel with 4-State Signaling
Voice Channel with 2-State Signaling
Data Channel
Bit 7
P
X
Bit 6
*
G
0
0
1
1
Bit 5
F
0
1
1
0
Bit 4
Bit 3
D
D
X
Bit 2
C
C
X
Bit 1
B
B
B
X
Bit 0
A
A
A
A
X
X
X
X
X
X
X
X
X
X
X
X
X
X