- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373631 > TFRA08C13 (Lineage Power) Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 PDF資料下載
參數(shù)資料
| 型號： | TFRA08C13 |
| 廠商： | Lineage Power |
| 元件分類： | 通信及網(wǎng)絡(luò) |
| 英文描述： | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| 中文描述： | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| 文件頁數(shù)： | 5/188頁 |
| 文件大?。?/td> | 3047K |
| 代理商： | TFRA08C13 |
第1頁第2頁第3頁第4頁當(dāng)前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁
Lucent Technologies Inc.
5
Preliminary Data Sheet
October 2000
TFRA08C13 OCTAL T1/E1 Framer
Table of Contents
(continued)
Figures
Page
Figure 29. 20-Stage Shift Register Used to Generate the Quasi-Random Signal ..................................................78
Figure 30. 15-Stage Shift Register Used to Generate the Pseudorandom Signal..................................................79
Figure 31. TFRA08C13 Facility Data Link Access Timing of the Transmit and Receive Framer Sections..............84
Figure 32. Block Diagram for the Receive Facility Data Link Interface....................................................................85
Figure 33. Block Diagram for the Transmit Facility Data Link Interface ...................................................................90
Figure 34. Local Loopback Mode............................................................................................................................95
Figure 35. Remote Loopback Mode........................................................................................................................96
Figure 36. TFRA08C13 Phase Detector Circuitry...................................................................................................97
Figure 37. Nominal Concentration Highway Interface Timing (for FRM_PR43 bit 0—bit 2 = 100 (Binary))..........101
Figure 38. CHIDTS Mode Concentration Highway Interface Timing.....................................................................102
Figure 39. Associated Signaling Mode Concentration Highway Interface Timing.................................................103
Figure 40. CHI Timing with ASM and CHIDTS Enabled .......................................................................................103
Figure 41. TCHIDATA and RCHIDATA to CHICK Relationship with CMS = 0
(CEX = 3 and CER = 4, Respectively)...............................................................................................................104
Figure 42. Receive CHI (RCHIDATA) Timing.........................................................................................................105
Figure 43. Transmit CHI (TCHIDATA) Timing ........................................................................................................105
Figure 44. Block Diagram of the TFRA08C13's Boundary-Scan Test Logic .........................................................106
Figure 45. BS TAP Controller State Diagram ........................................................................................................107
Figure 46. Mode 1—Read Cycle Timing (MPMODE = 0) .....................................................................................116
Figure 47. Mode 1—Write Cycle Timing (MPMODE = 0)......................................................................................116
Figure 48. Mode 3—Read Cycle Timing (MPMODE = 1) .....................................................................................117
Figure 49. Mode 3—Write Cycle Timing (MPMODE = 1)......................................................................................117
Tables
Page
Table 1. Pin Assignments for 352-Pin PBGA by Pin Number Order.......................................................................16
Table 2. Pin Descriptions........................................................................................................................................18
Table 3. AMI Encoding ...........................................................................................................................................31
Table 4. DS1 ZCS Encoding...................................................................................................................................32
Table 5. DS1 B8ZS Encoding.................................................................................................................................32
Table 6. ITUHDB3 Coding......................................................................................................................................33
Table 7. T-Carrier Hierarchy....................................................................................................................................34
Table 8. D4 Superframe Format.............................................................................................................................36
Table 9. DDS Channel-24 Format ..........................................................................................................................37
Table 10. SLC-96 Data Link Block Format .............................................................................................................38
Table 11. SLC-96 Line Switch Message Codes .....................................................................................................39
Table 12. Transmit and Receive SLC-96 Stack Structure.......................................................................................39
Table 13. Extended Superframe (ESF) Structure...................................................................................................40
Table 14. T1 Loss of Frame Alignment Criteria......................................................................................................41
Table 15. T1 Frame Alignment Procedures............................................................................................................42
Table 16. Robbed-Bit Signaling Options.................................................................................................................43
Table 17. SLC-96 9-State Signaling Format...........................................................................................................43
Table 18.16-State Signaling Format.......................................................................................................................44
Table 19. Allocation of Bits 1 to 8 of the FAS Frame and the NOT FAS Frame......................................................46
Table 20. ITU CRC-4 Multiframe Structure.............................................................................................................49
Table 21. ITU CEPT Time Slot 16 Channel Associated Signaling Multiframe Structure........................................55
Table 22. Transmit and Receive Sa Stack Structure...............................................................................................59
Table 23. Associated Signaling Mode CHI 2-Byte Time-Slot Format for DS1 Frames...........................................62
Table 24. Associated Signaling Mode CHI 2-Byte Time-Slot Format for Stuffed Channels....................................62
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TFS380C | VI TELEFILTER Filter specification |
| TFT0675F | Anti-Aliasing and Reconstruction TFT range |
| TFT0675S | Anti-Aliasing and Reconstruction TFT range |
| TFT1350F | Anti-Aliasing and Reconstruction TFT range |
| TFT1350S | Anti-Aliasing and Reconstruction TFT range |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TFRA08C13-DB | 制造商:AGERE 制造商全稱:AGERE 功能描述:TFRA08C13 OCTAL T1/E1 Framer |
| TFRA28J133BAL-1 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecomm/Datacomm |
| TFRA84J13 | 制造商:AGERE 制造商全稱:AGERE 功能描述:Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| TFRA84J131BL-3-DB | 制造商:LSI Corporation 功能描述:Framer DS0/DS1/DS2/DS3/E1/E2/E3 1.5V/3.3V 909-Pin BGA |
| TFRA84J13DS0 | 制造商:AGERE 制造商全稱:AGERE 功能描述:Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。