
Preliminary Data Sheet
October 2000
TFRA08C13 OCTAL T1/E1 Framer
168
L Lucent Technologies Inc.
FDL Register Architecture
REGBANK9—REGBANK12 contain the status and programmable control registers for the facility data link chan-
nels FDL1—FDL8, respectively. The base address for REGBANK9 is A00 (hex), REGBANK10 is B00 (hex),
REGBANK11 is C00 (hex), and for REGBANK12 is D00 (hex). Within these register banks, the bit map is identical
for FDL1—FDL8.
The register bank architecture for FDL1—FDL8 is shown in Table 164. The register bank consists of 8-bit registers
classified as either (programmable) parameter registers or status registers. Default values are shown in parenthe-
ses.
Table 164. FDL Register Set ((A00—A0E); (A20—A2E); (B00—B0E); (B20—B2E) (C00—C0E); (C20—C2E);
(D00—D0E); (D20—D2E))
* For FDL 1 and FDL 2, Y = A; for FDL 3 and FDL 4, Y = B; for FDL 5 and FDL 6, Y = C; for FDL 7 and FDL 8, Y = D.
FDL
Register
Register
Address
*
(hexadecimal)
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
FDL 1
FDL 3
FDL 5
FDL 7
FDL 2
FDL 4
FDL 6
FDL 8
FDL_PR0
Y00
Y20
FRANSIT3
(1)
FTPRM
(0)
FTBCRC
(0)
FTFC
(0)
FTD7
(0)
FTIC7
(0)
FRANSIE
(0)
FRMC7
(0)
FRANSIT2
(0)
FRPF
(0)
FRIIE
(0)
FTABT
(0)
FTD6
(0)
FTIC6
(0)
AFDLBPM
(0)
FRMC6
(0)
FRANSIT1
(1)
FTR
(0)
FROVIE
(0)
FTIL5
(0)
FTD5
(0)
FTIC5
(0)
FRIL5
(0)
FRMC5
(0)
FRANSIT0
(0)
FRR
(0)
FREOFIE
(0)
FTIL4
(0)
FTD4
(0)
FTIC4
(0)
FRIL4
(0)
FRMC4
(0)
Reserved
(0)
FTE
(0)
FRFIE
(0)
FTIL3
(0)
FTD3
(0)
FTIC3
(0)
FRIL3
(0)
FRMC3
(0)
Reserved
(0)
FRE
(0)
FTUNDIE
(0)
FTIL2
(0)
FTD2
(0)
FTIC2
(0)
FRIL2
(0)
FRMC2
(0)
FLAGS
(0)
FLLB
(0)
FTEIE
(0)
FTIL1
(0)
FTD1
(0)
FTIC1
(0)
FRIL1
(0)
FRMC1
(0)
FDINT
(0)
FRLB
(0)
FTDIE
(0)
FTIL0
(0)
FTD0
(0)
FTIC0
(0)
FRIL0
(0)
FRMC0
(0)
FDL_PR1
Y01
Y21
FDL_PR2
Y02
Y22
FDL_PR3
Y03
Y23
FDL_PR4
Y04
Y24
FDL_PR5
Y05
Y25
FDL_PR6
Y06
Y26
FDL_PR8
Y08
Y28
FDL_PR9
Y09
Y29
Reserved
(0)
FTM
(0)
FMATCH
(0)
FALOCT
(0)
FMSTAT
(0)
FOCTOF2
(0)
FOCTOF1
(0)
FOCTOF0
(0)
FDL_PR10
Y0A
Y2A
FTANSI
(0)
Reserved
(0)
FTANSI5
(0)
FTANSI4
(0)
FTANSI3
(0)
FTANSI2
(0)
FTANSI1
(0)
FTANSI0
(0)
FDL_SR0
Y0B
Y2B
FRANSI
FRIDL
FROVERUN
FREOF
FRF
FTUNDABT
FTEM
FTDONE
FDL_SR1
Y0C
Y2C
FTED
FTQS6
FTQS5
FTQS4
FTQS3
FTQS2
FTQS1
FTQS0
FDL_SR2
Y0D
Y2D
FREOF
FRQS6
FRQS5
FRQS4
FRQS3
FRQS2
FRQS1
FRQS0
FDL_SR3
Y0E
Y2E
0
0
X5
X4
X3
X2
X1
X0
FDL_SR4
Y07
Y27
FRD7
FRD6
FRD5
FRD4
FRD3
FRD2
FRD1
FRD0