
Lucent Technologies Inc.
141
Preliminary Data Sheet
October 2000
TFRA08C13 OCTAL T1/E1 Framer
Framer Register Architecture
(continued)
Receive Signaling Registers: CEPT Format
Table 105. Receive Signaling Registers: CEPT Format (FRM_RSR0—FRM_RSR31) (Y40—Y5F)
* In PSCO or PSC1 signaling mode, this bit is undefined.
Framer Parameter/Control Registers
Registers FRM_PR0—FRM_PR70 define the mode configuration of each framer. All are read/write registers.
These registers are initially set to a default value upon a hardware reset, which is indicated in the register definition.
Interrupt Group Enable Registers (FRM_PR0—FRM_PR7)
The bits in this register group enable the status registers FRM_SR0—FRM_SR7 to assert the interrupt pin. The
default value of these registers is 00 (hex).
FRM_PR0 is the primary interrupt group enable register which enables the event groups in interrupt status register
FRM_SR0. A bit set to 1 in this register enables the corresponding bit in the interrupt status register FRM_SR0 to
assert the interrupt pin.
FRM_PR1—FRM_PR7 are the secondary interrupt enable registers. A bit set to 1 in these registers enables the
corresponding bit in the status register to assert the interrupt pin.
Table 106. Summary of Interrupt Group Enable Registers (FRM_PR0—FRM_PR7) (Y60—Y67)
Receive Signal Registers
FRM_RSR1—FRM_RSR15
FRM_RSR[17:31]
Bit 7
P
P
Bit 6—5
X
X
Bit 4
*
E[1:15]
E[17:31]
Bit 3
D[1:15]
D[17:31]
Bit 2
C[1:15]
C[17:31]
Bit 1
B[1:15]
B[17:31]
Bit 0
A[1:15]
A[17:31]
Parameter/
Control
Register
Status
Register
Enabled
Status
Register
Bit 7
Status
Register
Bit 6
Status
Register
Bit 5
Status
Register
Bit 4
Status
Register
Bit 3
Status
Register
Bit 2
Status
Register
Bit 1
Status
Register
Bit 0
FRM_PR0
FRM_SR0
S96SR
Reserved
RSSFE
TSSFE
ESE
(read
FRM_SR5,
FRM_SR6,
and
FRM_SR7)
FAE
(read
FRM_SR3
and
FRM_SR4)
RAC
(read
FRM_SR2)
FAC
(read
FRM_SR1)
FRM_PR1
FRM_SR1
AIS
AUXP
RTS16AIS
LBFA
LFALR
LTSFA
(LTS0MFA)
LSFA
(LTS16MFA)
LFA
FRM_PR2
FRM_SR2
RSa6=F
RSa6=E
RSa6=C
RSa6=A
RSa6=8
CREBIT
RJYA
(RTS16MFA)
RFA
FRM_PR3
FRM_SR3
SLIPU
SLIPO
LCRCATMX
REBIT
ECE
CRCE
FBE
LFV
FRM_PR4
FRM_SR4
FDL_LLBOFF
(TSaSR)
FDL_LLBON
(RSaSR)
FDL_PLBOFF
(SLCTFSR)
FDL_PLBON
(SLCRFSR)
LLBON
(CMA)
LLBOFF
(BFA)
SSFA
CFA
FRM_PR5
FRM_SR5
ETREUAS
ETRESES
ETREBES
ETREES
ETUAS
ETSES
ETBES
ETES
FRM_PR6
FRM_SR6
NTREUAS
NTRESES
NTREBES
NTREES
NTUAS
NTSES
NTBES
NTES
FRM_PR7
FRM_SR7
RQUASI
RPSUEDO
PTRNBER
DETECT
NROUAS
NT1OUAS
EROUAS
OUAS