WAKE INT
(A)(B)
XCLKOUT
Address/Data
(internal)
td(WAKEIDLE)
tw(WAKEINT)
SPRS698D – NOVEMBER 2010 – REVISED DECEMBER 2012
5.23.1.4 Low-Power Mode Wakeup Timing
54 shows the timing diagram for IDLE mode.
Table 5-70. IDLE Mode Timing Requirements(1)
MIN
MAX
UNIT
Without input qualifier
2tc(SCO)
tw(WAKE-INT)
Pulse duration, external wake-up signal
cycles
With input qualifier
5tc(SCO) + tw(IQSW)
(1)
For an explanation of the input qualifier parameters, see
Table 5-69.Table 5-71. IDLE Mode Switching Characteristics(1)
over recommended operating conditions (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
MAX
UNIT
Delay time, external wake signal to program execution resume (2)
cycles
Without input qualifier
20tc(SCO)
cycles
Wake-up from Flash
–
Flash module in active state
With input qualifier
20tc(SCO) + tw(IQSW)
td(WAKE-IDLE)
Without input qualifier
1050tc(SCO)
cycles
Wake-up from Flash
–
Flash module in sleep state
With input qualifier
1050tc(SCO) + tw(IQSW)
Without input qualifier
20tc(SCO)
cycles
Wake-up from SARAM
With input qualifier
20tc(SCO) + tw(IQSW)
(1)
For an explanation of the input qualifier parameters, see
Table 5-69.(2)
This is the time taken to begin execution of the instruction that immediately follows the IDLE instruction. execution of an ISR (triggered
by the wake-up) signal involves additional latency.
A.
WAKE INT can be any enabled interrupt, WDINT or XRS. After the IDLE instruction is executed, a delay of 5
OSCCLK cycles (minimum) is needed before the wake-up signal could be asserted.
B.
From the time the IDLE instruction is executed to place the device into low-power mode (LPM), wakeup should not be
initiated until at least 4 OSCCLK cycles have elapsed.
Figure 5-54. IDLE Entry and Exit Timing
150
Peripheral and Electrical Specifications
Copyright 2010–2012, Texas Instruments Incorporated