參數(shù)資料
型號： TMDXCNCD28069ISO
廠商： Texas Instruments
文件頁數(shù)： 7/174頁
文件大小： 0K
描述： EVAL PICCOLO CONTROLCARD
標(biāo)準(zhǔn)包裝： 1
系列： TMS320F2806x, Piccolo™, C2000™
主要目的： 接口，RS232，GPIO
嵌入式： 是，MCU，32 位
已用 IC / 零件： TMS320F2806x
已供物品： 板
20
15
SPISIMO
SPISOMI
SPICLK
(clock polarity = 1)
SPICLK
(clock polarity = 0)
SPISIMO data
must be valid
SPISOMI data Is valid
19
16
14
13
12
SPISTE(A)
SPRS698D – NOVEMBER 2010 – REVISED DECEMBER 2012
5.12.2 Serial Peripheral Interface (SPI) Slave Mode Electrical Data/Timing
Table 5-31 lists the slave mode external timing (clock phase = 0) and Table 5-32 lists the slave mode
external timing (clock phase = 1). Figure 5-29 and Figure 5-30 show the timing waveforms.
Table 5-31. SPI Slave Mode External Timing (Clock Phase = 0)(1)(2)(3)(4)(5)
NO.
MIN
MAX
UNIT
12
tc(SPC)S
Cycle time, SPICLK
4tc(LCO)
ns
13
tw(SPCH)S
Pulse duration, SPICLK high (clock polarity = 0)
0.5tc(SPC)S – 10
0.5tc(SPC)S
ns
tw(SPCL)S
Pulse duration, SPICLK low (clock polarity = 1)
0.5tc(SPC)S – 10
0.5tc(SPC)S
14
tw(SPCL)S
Pulse duration, SPICLK low (clock polarity = 0)
0.5tc(SPC)S – 10
0.5tc(SPC)S
ns
tw(SPCH)S
Pulse duration, SPICLK high (clock polarity = 1)
0.5tc(SPC)S – 10
0.5tc(SPC)S
15
td(SPCH-SOMI)S
Delay time, SPICLK high to SPISOMI valid (clock polarity = 0)
21
ns
td(SPCL-SOMI)S
Delay time, SPICLK low to SPISOMI valid (clock polarity = 1)
21
16
tv(SPCL-SOMI)S
Valid time, SPISOMI data valid after SPICLK low (clock polarity = 0)
0.75tc(SPC)S
ns
tv(SPCH-SOMI)S
Valid time, SPISOMI data valid after SPICLK high (clock polarity = 1)
0.75tc(SPC)S
19
tsu(SIMO-SPCL)S
Setup time, SPISIMO before SPICLK low (clock polarity = 0)
26
ns
tsu(SIMO-SPCH)S
Setup time, SPISIMO before SPICLK high (clock polarity = 1)
26
20
tv(SPCL-SIMO)S
Valid time, SPISIMO data valid after SPICLK low (clock polarity = 0)
0.5tc(SPC)S – 10
ns
tv(SPCH-SIMO)S
Valid time, SPISIMO data valid after SPICLK high (clock polarity = 1)
0.5tc(SPC)S – 10
(1)
The MASTER/SLAVE bit (SPICTL.2) is cleared and the CLOCK PHASE bit (SPICTL.3) is cleared.
(2)
tc(SPC) = SPI clock cycle time = LSPCLK/4 or LSPCLK/(SPIBRR + 1)
(3)
Internal clock prescalers must be adjusted such that the SPI clock speed is limited to the following SPI clock rate:
Master mode transmit 20-MHz MAX, master mode receive 10-MHz MAX
Slave mode transmit 10-MHz MAX, slave mode receive 10-MHz MAX.
(4)
tc(LCO) = LSPCLK cycle time
(5)
The active edge of the SPICLK signal referenced is controlled by the CLOCK POLARITY bit (SPICCR.6).
A.
In the slave mode, the SPISTE signal should be asserted low at least 0.5tc(SPC) (minimum) before the valid SPI clock
edge and remain low for at least 0.5tc(SPC) after the receiving edge (SPICLK) of the last data bit.
Figure 5-29. SPI Slave Mode External Timing (Clock Phase = 0)
104
Peripheral and Electrical Specifications
Copyright 2010–2012, Texas Instruments Incorporated
相關(guān)PDF資料
PDF描述
ECM30DCBD CONN EDGECARD 60POS R/A .156 SLD
MCZ33742SEGR2 IC SYSTEM BASIS CHIP CAN 28-SOIC
H3AKH-3418G IDC CABLE - HSC34H/AE34G/HPK34H
EVAL-AD5235SDZ BOARD EVAL FOR AD5235
MCZ33742EGR2 IC SYSTEM BASIS CHIP CAN 28-SOIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TMDXCNCD28075 功能描述:TMS320F28075 controlCARD C2000?, Piccolo? MCU 32-Bit C28x Embedded Evaluation Board 制造商:texas instruments 系列:C2000??，Piccolo?? 零件狀態(tài):過期 板類型:評估平臺 類型:MCU 32-位 核心處理器:C28x 操作系統(tǒng):- 平臺:controlCARD 配套使用產(chǎn)品/相關(guān)產(chǎn)品:TMS320F28075 安裝類型:固定 內(nèi)容:板 標(biāo)準(zhǔn)包裝:1
TMDXCNCD28343 功能描述:插座和適配器 Delfino C28343 controlCARD RoHS:否 制造商:Silicon Labs 產(chǎn)品:Adapter 用于:EM35x
TMDXCNCD28346-168 功能描述:插座和適配器 Delfino C28346 DIM168 ControlCARD RoHS:否 制造商:Silicon Labs 產(chǎn)品:Adapter 用于:EM35x
TMDXCNCD28377D 功能描述:TMS320F28377D controlCARD C2000?, Delfino? MCU 32-Bit C28x Embedded Evaluation Board 制造商:texas instruments 系列:C2000? Delfino? 零件狀態(tài):過期 板類型:評估平臺 類型:MCU 32-位 核心處理器:C28x 操作系統(tǒng):- 平臺:controlCARD 配套使用產(chǎn)品/相關(guān)產(chǎn)品:TMS320F28377D 安裝類型:固定 內(nèi)容:板，電纜 標(biāo)準(zhǔn)包裝:1
TMDXCNCDH52C1 功能描述:子卡和OEM板 H52C1 Concerto controlCARD RoHS:否 制造商:BeagleBoard by CircuitCo 產(chǎn)品:BeagleBone LCD4 Boards 用于:BeagleBone - BB-Bone - Open Source Development Kit
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*