
www.ti.com
6.7 Interrupts
6.7.1
ARM CPU Interrupts
TMS320DM6443
Digital Media System-on-Chip
SPRS282E–DECEMBER 2005–REVISED MARCH 2007
The DM6443 device has a large number of interrupts to service the needs of its many peripherals and
subsystems. Both the ARM and C64x+ are capable of servicing these interrupts. All of the device
interrupts are routed to the ARM interrupt controller with only a limited set routed to the C64x+ interrupt
controller. The interrupts can be selectively enabled or disabled in either of the controllers. In typical
applications, the ARM handles most of the peripheral interrupts and grants control, to the C64x+, of
interrupts that are relevant to DSP algorithms. Also, the ARM and DSP can communicate with each other
through interrupts.
The ARM9 CPU core supports 2 direct interrupts: FIQ and IRQ. The DM6443 ARM interrupt controller
prioritizes up to 64 interrupt requests from various peripherals and subsystems, which are listed in
Table 6-20
, and interrupts the ARM CPU. Each interrupt is programmable for up to 8 levels of priority.
There are 6 levels for IRQ and 2 levels for FIQ. Interrupts at the same priority level are serviced in order
by the ARM Interrupt Number, with the lowest number having the highest priority.
Table 6-21
shows the
ARM interrupt controller registers and memory locations. For more details on ARM interrupt control, see
the
Documentation Support
section of the
TMS320DM6443 DMSoC ARM Subsystem Reference Guide
(literature number
SPRUE14
).
Submit Documentation Feedback
Peripheral and Electrical Specifications
111