
www.ti.com
6.14 Host-Port Interface (HPI)
TMS320DM6443
Digital Media System-on-Chip
SPRS282E–DECEMBER 2005–REVISED MARCH 2007
The Host Port Interface (HPI) provides a parallel port through which an external host processor can
access the DM6443 memory space. The host device is asynchronous to the DM6443 clocks and functions
as a master to the HPI interface. The HPI enables a host device and DM6443 to exchange information via
internal or external memory. Both the host and DM6443 can access the HPI control register (HPIC) and
the HPI address registers (HPIAR, HPIAW). The host can access the HPI data register (HPID) and the
HPIC by using the external data and interface control signals.
The HPI interface shares the DaVinci EMIFA 16-bit data bus pins for multiplexed address/data and
supports the following modes:
16 Bit Multiplexed mode / dual half-word cycles (16 bit host data bus/32 bit memory width)
ARM ROM supports booting of DM6443 ARM processor from an external processor
The HPI registers are summarized in
Table 6-59
. For more detailed information on the HPI peripheral, see
the
Documentation Support
section for the Host Port Interface (HPI) Reference Guide.
Table 6-59. Host-Port Interface (HPI) Register Descriptions
HEX ADDRESS RANGE
0x01C4 0030
0x01C6 7800
0x01C6 7804
0x01C6 7808 - 0x01C6 782F
0x01C6 7830
0x01C6 7834
0x01C6 7838
0x01C6 783C - 0x01C6 7FFF
ACRONYM
HPI_CTL
HPI_PID
HPIPWREMU
–
HPIC
HPIAW
HPIAR
–
REGISTER NAME
Host-Port Interface Configuration Register
HPI Power and Emulation Management Register
Reserved
Host-Port Interface Control Register
Host-Port Interface Write Address Register
Host-Port Interface Read Address Register
Reserved
The HPI_CTL register sets the owner of HPIA(R/W) and HPIC registers for HPI address and control. The
details for HPI_CTL are shown in
Figure 6-52
and
Table 6-60
.
Figure 6-52. HPI_CTL Register
31
30
29
28
27
26
25
24
Reserved
23
22
21
20
19
18
17
16
R-0000000000000000
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
CTL
MODE
ADD
MODE
Reserved
TIMOUT
R-0
R/W-0
R/W-0
R/W-10000000
LEGEND: R = Read, W = Write, n = value at reset
Table 6-60. HPI_CTL Register Description
Name
CTLMODE
Description
HPIC register write access
0 = External Host
1 = DM6443 (if ADDMODE = 1)
HPIA register write access
0 = External Host
1 = DM6443
Host burst write timeout value
ADDMODE
TIMOUT
Submit Documentation Feedback
Peripheral and Electrical Specifications
173