
www.ti.com
6.16
Universal Asynchronous Receiver/Transmitter (UART)
6.16.1 UART Peripheral Register Description(s)
TMS320DM6443
Digital Media System-on-Chip
SPRS282E–DECEMBER 2005–REVISED MARCH 2007
DM6443 has 3 UART peripherals. Each UART has the following features:
16-byte storage space for both the transmitter and receiver FIFOs
1, 4, 8, or 14 byte selectable receiver FIFO trigger level for autoflow control and DMA
DMA signaling capability for both received and transmitted data
Programmable auto-rts and auto-cts for autoflow control
Frequency pre-scale values from 1 to 65,535 to generate appropriate baud rates
Prioritized interrupts
Programmable serial data formats
–
5, 6, 7, or 8-bit characters
–
Even, odd, or no parity bit generation and detection
–
1, 1.5, or 2 stop bit generation
False start bit detection
Line break generation and detection
Internal diagnostic capabilities
–
Loopback controls for communications link fault isolation
–
Break, parity, overrun, and framing error simulation
Modem control functions (CTS, RTS) on
UART2 only
.
The UART0/1/2 registers are listed in
Table 6-66
,
Table 6-67
, and
Table 6-68
.
Table 6-66. UART0 Register Descriptions
HEX ADDRESS RANGE
0x01C2 0000
0x01C2 0000
0x01C2 0004
0x01C2 0008
0x01C2 0008
0x01C2 000C
0x01C2 0010
0x01C2 0014
0x01C2 0018
0x01C2 001C
0x01C2 0020
0x01C2 0024
0x01C2 0028
0x01C2 002C
0x01C2 0030
0x01C2 0034 - 0x01C2 03FF
ACRONYM
RBR
THR
IER
IIR
FCR
LCR
MCR
LSR
-
-
DLL
DLH
PID1
PID2
PWREMU_MGMT
-
REGISTER NAME
UART0 Receiver Buffer Register (Read Only)
UART0 Transmitter Holding Register (Write Only)
UART0 Interrupt Enable Register
UART0 Interrupt Identification Register (Read Only)
UART0 FIFO Control Register (Write Only)
UART0 Line Control Register
UART0 Modem Control Register
UART0 Line Status Register
Reserved
Reserved
UART0 Divisor Latch (LSB)
UART0 Divisor Latch (MSB)
Peripheral Identification Register 1
Peripheral Identification Register 2
UART0 Power and Emulation Management Register
Reserved
Table 6-67. UART1 Register Descriptions
HEX ADDRESS RANGE
0x01C2 0400
0x01C2 0400
0x01C2 0404
ACRONYM
RBR
THR
IER
REGISTER NAME
UART1 Receiver Buffer Register (Read Only)
UART1 Transmitter Holding Register (Write Only)
UART1 Interrupt Enable Register
Submit Documentation Feedback
Peripheral and Electrical Specifications
185