
www.ti.com
6.14.1
Host-Port Interface (HPI) Electrical Data/Timing
TMS320DM6443
Digital Media System-on-Chip
SPRS282E–DECEMBER 2005–REVISED MARCH 2007
Table 6-61. Timing Requirements for Host-Port Interface Cycles
(1)(2)
(see
Figure 6-53
through
Figure 6-54
)
-594
NO.
UNIT
MIN
5
2
15
2P
5
0
MAX
1
2
3
4
12
13
t
su(SELV-HSTBL)
t
h(HSTBL-SELV)
t
w(HSTBL)
t
w(HSTBH)
t
su(HDV-HSTBH)
t
h(HSTBH-HDV)
Setup time, select signals
(3)
valid before HSTROBE low
Hold time, select signals
(3)
valid after HSTROBE low
Pulse duration, HSTROBE low
Pulse duration, HSTROBE high between consecutive accesses
Setup time, host data valid before HSTROBE high
Hold time, host data valid after HSTROBE high
Hold time, HSTROBE high after HRDY low. HSTROBE should not be
inactivated until HRDY is active (low); otherwise, HPI writes will not complete
properly.
ns
ns
ns
ns
ns
ns
14
t
h(HRDYL-HSTBH)
2
ns
(1)
(2)
(3)
HSTROBE refers to the following logical operation on HCS, HDS1, and HDS2: [NOT(HDS1 XOR HDS2)] OR HCS.
P = 1/CPU clock frequency in ns. For example, when running parts at 594 MHz, use P = 1.68 ns.
Select signals include: HCNTL[1:0] and HR/W. For HPI16 mode only, select signals also include HHWIL.
Table 6-62. Switching Characteristics Over Recommended Operating Conditions During Host-Port
Interface Cycles
(1)
(see
Figure 6-53
through
Figure 6-54
)
-594
NO.
PARAMETER
UNIT
MIN
MAX
6
7
8
9
15
t
d(HSTBL-HRDYH)
t
d(HSTBL-HDLZ)
t
d(HDV-HRDYL)
t
oh(HSTBH-HDV)
t
d(HSTBH-HDHZ)
Delay time, HSTROBE low to HRDY high
(2)
Delay time, HSTROBE low to HD low impedance for an HPI read
Delay time, HD valid to HRDY low
Output hold time, HD valid after HSTROBE high
Delay time, HSTROBE high to HD high impedance
Delay time, HSTROBE low to HD valid (HPI16 mode, 2nd half-word
only)
Delay time, HCS low to HRDY high
0
0
0
12
ns
ns
ns
ns
ns
1.5
7
16
t
d(HSTBL-HDV)
15
ns
20
t
d(HCSL-HRDYH)
HSTROBE refers to the following logical operation on HCS, HDS1, and HDS2: [NOT(HDS1 XOR HDS2)] OR HCS.
This parameter is used during HPID reads and writes. For reads, at the beginning of the first half-word transfer (HPI16) on the falling
edge of HSTROBE, the HPI sends the request to the EDMA internal address generation hardware, and HRDY remains high until the
EDMA internal address generation hardware loads the requested data into HPID. For writes, HRDY goes high if the internal write buffer
is full.
0
12
ns
(1)
(2)
Peripheral and Electrical Specifications
174
Submit Documentation Feedback