
www.ti.com
2.7 Terminal Functions
TMS320DM6443
Digital Media System-on-Chip
SPRS282E–DECEMBER 2005–REVISED MARCH 2007
The terminal functions tables (
Table 2-5
through
Table 2-29
) identify the external signal names, the
associated pin (ball) numbers along with the mechanical package designator, the pin type, whether the pin
has any internal pullup or pulldown resistors, and a functional pin description. For more detailed
information on device configuration, peripheral selection, multiplexed/shared pin, and see the
Device
Configurations
section of this data manual.
Table 2-5. BOOT Terminal Functions
SIGNAL
TYPE
(1)
OTHER
(2)(3)
DESCRIPTION
NAME
NO.
BOOT
These pins are multiplexed between ARM boot mode and the VPBE. At
reset, the boot mode inputs BTSEL0 and BTSEL1 are sampled to
determine the ARM boot configuration. See below for the boot modes set
by these inputs. See the Bootmode section for more details.
After reset, these are video encoder outputs COUT0 and COUT1, or
RGB666/888 Blue output data bits 3 and 4 B3/B4.
BTSEL1
BTSEL0
0
0
ARM ROM Boot (NAND) [default]
0
1
ARM EMIFA Boot (NOR)
1
0
ARM ROM Boot (HPI)
1
1
ARM ROM Boot (UART0)
This pin is multiplexed between EMIFA and the VPBE. At reset, the input
state is sampled to set the EMIFA data bus width (EM_WIDTH). For an
8-bit wide EMIFA data bus, EM_WIDTH = 0. For a 16-bit wide EMIFA data
bus, EM_WIDTH = 1.
After reset, it is video encoder output COUT2 or RGB666/888 Blue output
data bit 5 B5.
This pin is multiplexed between DSP boot and the VPBE. At reset, the
input state is sampled to set the DSP boot source DSP_BT. The DSP is
booted by the ARM when DSP_BT=0. The DSP boots from EMIFA when
DSP_BT=1.
After reset, it is video encoder output COUT3 or RGB666/888 Blue data
bit 6 output B6.
COUT0/
B3/
BTSEL0
IPD
DV
DD18
A16
I/O/Z
ARM Boot Mode
COUT1/
B4/
BTSEL1
IPD
DV
DD18
B16
I/O/Z
COUT2/
B5/
EM_WIDTH
IPD
DV
DD18
A17
I/O/Z
COUT3/
B6/
DSP_BT
IPD
DV
DD18
B17
I/O/Z
YOUT0/
G5/
AEAW0
YOUT1/
G6/
AEAW1
YOUT2/
G7/
AEAW2
YOUT3/
R3/
AEAW3
YOUT4/
R4/
AEAW4
IPD
DV
DD18
D15
I/O/Z
IPD
DV
DD18
D16
I/O/Z
These pins are multiplexed between EMIFA and the VPBE. At reset, the
input states of AEAW[4:0] are sampled to set the EMIFA address bus
width. See the Peripheral Selection at Device Reset section for details.
After reset, these are video encoder outputs YOUT[0:4] or RGB666/888
Red and Green data bit outputs G5, G6, G7, R3, and R4.
IPD
DV
DD18
D17
I/O/Z
IPD
DV
DD18
D18
I/O/Z
IPD
DV
DD18
E15
I/O/Z
(1)
(2)
(3)
I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal
IPD = Internal pulldown, IPU = Internal pullup. (To pull up a signal to the opposite supply rail, a 1-k
resistor should be used.)
Specifies the operating I/O supply voltage for each signal
Submit Documentation Feedback
Device Overview
27