
www.ti.com
6.10 External Memory Interface (EMIF)
6.10.1 Asynchronous EMIF (EMIFA)
TMS320DM6443
Digital Media System-on-Chip
SPRS282E–DECEMBER 2005–REVISED MARCH 2007
DM6443 supports several memory and external device interfaces, including:
Asynchronous EMIF (EMIFA) for interfacing to NOR Flash, SRAM, etc.
NAND Flash
ATA/CF
The DM6443 Asynchronous EMIF (EMIFA) provides an 8-bit or 16-bit data bus, an address bus width up
to 24-bits, and 4 dedicated chip selects, along with memory control signals. These signals are multiplexed
between three peripherals:
EMIFA and NAND interfaces
ATA/CF
Host Port Interface
6.10.1.1
NAND (NAND, SmartMedia, xD)
The EMIFA interface provides both the asynchronous EMIF and NAND interfaces. Four chip selects are
provided and each are individually configurable to provide either EMIFA or NAND support. The NAND
features supported are as follows.
NAND flash on up to 4 asynchronous chip selects.
8 and 16-bit data bus widths.
Programmable cycle timings.
Performs ECC calculation.
NAND Mode also supports SmartMedia/SSFDC (Solid State Floppy Disk Controller) and xD memory
cards
ARM ROM supports booting of the DM6443 ARM processor from NAND flash located at CS2
The memory map for EMIFA and NAND registers is shown in
Table 6-33
. For more details on the EMIFA
and NAND interfaces, see the
TMS320DM644x DMSoC Peripherals Overview Reference Guide
(literature
number
SPRUE19
) and the
TMS320DM644x DMSoC Asynchronous External Memory Interface (EMIF)
User's Guide
(literature number
SPRUE20
).
Submit Documentation Feedback
Peripheral and Electrical Specifications
133