
www.ti.com
TMS320DM6443
Digital Media System-on-Chip
SPRS282E–DECEMBER 2005–REVISED MARCH 2007
Table 3-23. VLYNQ Control, EMIFA, and GPIO Pin Multiplexing
PINMUX0 REGISTER BIT FIELDS
MULTIPLEXED PINS
EM_CS5/
GPIO[8]/
VLYNQ_CLOCK
GPIO[8]
GPIO[8]
EM_CS5
EM_CS5
VLYNQ_CLOCK
VLYNQ_CLOCK
VLYNQ_CLOCK
EM_CS4/
GPIO[9]/
VLYNQ_SCRUN
GPIO[9]
EM_CS4
GPIO[9]
EM_CS4
GPIO[9]
EM_CS4
VLYNQ_SCRUN
VLYNQEN
VLSCREN
AECS5
AECS4
0
0
0
0
1
1
1
-
-
-
-
0
0
1
0
0
1
1
-
-
-
0
1
0
1
0
1
-
Table 3-24. VLYNQ Data, EMIFA, and GPIO Pin Multiplexing
PINMUX0
REGISTER
BIT FIELDS
MULTIPLEXED PINS
EM_A[21]/
GPIO[10]/
VL_TXD0
EM_A[20]/
GPIO[11]/
VL_RXD0
EM_A[19]/
GPIO[12]/
VL_TXD1
EM_A[18]/
GPIO[13]/
VL_RXD1
EM_A[17]/
GPIO[14]/
VL_TXD2
EM_A[16]/
GPIO[15]/
VL_RXD2
EM_A[15]/
GPIO[16]/
VL_TXD3
EM_A[14]/
GPIO[17]/
VL_RXD3
VLYNQEN
VLYNQWD
EM_A[21]/
GPIO[10]
(1)
EM_A[20]/
GPIO[11]
(1)
EM_A[19]/
GPIO[12]
(1)
EM_A[18]/
GPIO[13]
(1)
EM_A[17]/
GPIO[14]
(1)
EM_A[16]/
GPIO[15]
(1)
EM_A[15]/
GPIO[16]
(1)
EM_A[14]/
GPIO[17]
(1)
0
-
VL_TXD0
VLRXD0
EM_A[19]/
GPIO[12]
(1)
EM_A[18]/
GPIO[13]
(1)
EM_A[17]/
GPIO[14]
(1)
EM_A[16]/
GPIO[15]
(1)
EM_A[15]/
GPIO[16]
(1)
EM_A[14]/
GPIO[17]
(1)
1
00
VL_TXD0
VLRXD0
VL_TXD1
VLRXD1
EM_A[17]/
GPIO[14]
(1)
EM_A[16]/
GPIO[15]
(1)
EM_A[15]/
GPIO[16]
(1)
EM_A[14]/
GPIO[17]
(1)
1
01
VL_TXD0
VLRXD0
VL_TXD1
VLRXD1
VL_TXD2
VLRXD2
EM_A[15]/
GPIO[16]
(1)
EM_A[14]/
GPIO[17]
(1)
1
10
1
11
VL_TXD0
VLRXD0
VL_TXD1
VLRXD1
VL_TXD2
VLRXD2
VL_TXD3
VLRXD3
(1)
3.5.6.6
This pin shares GPIO functionality set by AEAW[4:0] as shown in
Table 3-9
.
Timer0 Input, CLK_OUT1, and GPIO Pin Multiplexing
The multiplexing of the CLK_OUT1 and Timer0 Input (Timer 0 only) functions is shown in
Table 3-25
.
Table 3-25. Timer0 Input, CLK_OUT1, and GPIO Pin Multiplexing
PINMUX1 REGISTER BIT FIELDS
MULTIPLEXED PINS
CLK_OUT1/
TIM_IN/
GPIO[49]
GPIO[49]
CLK_OUT1
TIM_IN
TIMIN
CLK1
0
0
1
0
1
-
3.5.6.7
ASP, SPI, I2C, ATA, and GPIO Pin Multiplexing
When the ASP, SPI, or I2C serial port functions are not selected, their pins may be used as GPIOs as
seen in
Table 3-26
,
Table 3-27
, and
Table 3-28
. The SPI_EN1 pin can also function as the HDDIR buffer
control when ATAEN is selected and the HDIREN bit is set.
Device Configurations
76
Submit Documentation Feedback