- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄4287 > XC3S400AN-5FTG256C (Xilinx Inc)IC FPGA SPARTAN-3AN 256FTBGA PDF資料下載
參數(shù)資料
| 型號(hào)： | XC3S400AN-5FTG256C |
| 廠商： | Xilinx Inc |
| 文件頁(yè)數(shù)： | 94/123頁(yè) |
| 文件大小： | 0K |
| 描述： | IC FPGA SPARTAN-3AN 256FTBGA |
| 標(biāo)準(zhǔn)包裝： | 90 |
| 系列： | Spartan®-3AN |
| LAB/CLB數(shù)： | 896 |
| 邏輯元件/單元數(shù)： | 8064 |
| RAM 位總計(jì)： | 368640 |
| 輸入/輸出數(shù)： | 195 |
| 門數(shù)： | 400000 |
| 電源電壓： | 1.14 V ~ 1.26 V |
| 安裝類型： | 表面貼裝 |
| 工作溫度： | 0°C ~ 85°C |
| 封裝/外殼： | 256-LBGA |
| 供應(yīng)商設(shè)備封裝： | 256-FTBGA |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)當(dāng)前第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)
Spartan-3AN FPGA Family: Pinout Descriptions
DS557 (v4.1) April 1, 2011
Product Specification
72
Package Pins by Type
Each package has three separate voltage supply inputs—VCCINT, VCCAUX, and VCCO—and a common ground return,
GND. The numbers of pins dedicated to these functions vary by package, as shown in Table 63.
A majority of package pins are user-defined I/O or input pins. However, the numbers and characteristics of these I/Os
depend on the device type and the package in which it is available, as shown in Table 64. The table shows the maximum
number of single-ended I/O pins available, assuming that all I/O-, INPUT-, DUAL-, VREF-, and CLK-type pins are used as
general-purpose I/O. AWAKE is counted here as a dual-purpose I/O pin. Likewise, the table shows the maximum number of
differential pin-pairs available on the package. Finally, the table shows how the total maximum user-I/Os are distributed by
pin type, including the number of unconnected—N.C.—pins on the device.
Not all I/O standards are supported on all I/O banks. The left and right banks (I/O banks 1 and 3) support higher output drive
current than the top and bottom banks (I/O banks 0 and 2). Similarly, true differential output standards, such as LVDS,
RSDS, PPDS, miniLVDS, and TMDS, are only supported in the top or bottom banks (I/O banks 0 and 2). Inputs are
unrestricted. For more details, see the “Using I/O Resources” chapter in UG331.
CONFIG
Dedicated configuration pin, two per device. Not available as a user-I/O pin. Every package has
two dedicated configuration pins. These pins are powered by VCCAUX. See UG332: Spartan-3
Generation Configuration User Guide for additional information on the DONE and PROG_B
signals.
DONE, PROG_B
PWR
MGMT
Control and status pins for the power-saving Suspend mode. SUSPEND is a dedicated pin and
is powered by VCCAUX. AWAKE is a dual-purpose pin. Unless Suspend mode is enabled in the
application, AWAKE is available as a user-I/O pin.
SUSPEND, AWAKE
JTAG
Dedicated JTAG pin - 4 per device. Not available as a user-I/O pin. Every package has four
dedicated JTAG pins. These pins are powered by VCCAUX.
TDI, TMS, TCK, TDO
GND
Dedicated ground pin. The number of GND pins depends on the package used. All must be
connected.
GND
VCCAUX
Dedicated auxiliary power supply pin. The number of VCCAUX pins depends on the package
used. The In-System Flash memory is powered by VCCAUX. All must be connected to +3.3V.
VCCAUX
VCCINT
Dedicated internal core logic power supply pin. The number of VCCINT pins depends on the
package used. All must be connected to +1.2V.
VCCINT
VCCO
Along with all the other VCCO pins in the same bank, this pin supplies power to the output buffers
within the I/O bank and sets the input threshold voltage for some I/O standards. All must be
connected.
VCCO_#
N.C.
This package pin is not connected in this specific device/package combination.
N.C.
Notes:
1.
# = I/O bank number, an integer between 0 and 3.
Table 62: Types of Pins on Spartan-3AN FPGAs (Cont’d)
Type with
Color Code
Description
Pin Name(s) in
Type(1)
Table 63: Power and Ground Supply Pins by Package
Package
VCCINT
VCCAUX
VCCO
GND
TQG144
4
8
13
FTG256
6
4
16
28
FGG400
9
8
22
43
FGG484
15
10
24
53
FGG676
23
14
36
77
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 24LC024T-E/MC | IC EEPROM 2KBIT 400KHZ 8DFN |
| XA2S100E-6TQ144I | IC FPGA SPARTAN-IIE 144TQFP |
| 24LC024-E/MC | IC EEPROM 2KBIT 400KHZ 8DFN |
| 24LC025-E/MC | IC EEPROM 2KBIT 400KHZ 8DFN |
| XC6SLX9-L1FT256I | IC FPGA SPARTAN 6 256FTGBGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XC3S5000-4FG1156C | 制造商:Rochester Electronics LLC 功能描述: 制造商:Xilinx 功能描述: |
| XC3S5000-4FG1156CES | 制造商:Xilinx 功能描述: |
| XC3S5000-4FG1156I | 制造商:Xilinx 功能描述: |
| XC3S5000-4FG676C | 制造商:Xilinx 功能描述:FPGA SPARTAN-3 5M GATES 74880 CELLS 630MHZ 1.2V 676FBGA - Trays |
| XC3S5000-4FG676I | 制造商:Xilinx 功能描述:FPGA SPARTAN-3 5M GATES 74880 CELLS 630MHZ 1.2V 676FBGA - Trays |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。