- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372925 > XPC755BRX400LE Microprocessor PDF資料下載
參數(shù)資料
| 型號： | XPC755BRX400LE |
| 英文描述： | Microprocessor |
| 中文描述： | 微處理器 |
| 文件頁數(shù)： | 37/52頁 |
| 文件大?。?/td> | 1274K |
| 代理商： | XPC755BRX400LE |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁當(dāng)前第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
MOTOROLA
MPC755 RISC Microprocessor Hardware Specifications
37
System Design Information
Figure 23. Alternate Driver Impedance Measurement Circuit
Table 18 summarizes the signal impedance results. The driver impedance values were characterized at 0°,
65°, and 105°C. The impedance increases with junction temperature and is relatively unaffected by bus
voltage.
1.8.6
Pull-Up Resistor Requirements
The MPC755 requires pull-up resistors (1 k
5 k
) on several control pins of the bus interface to maintain
the control signals in the negated state after they have been actively negated and released by the MPC755
or other bus masters. These pins are TS, ABB, AACK, ARTRY, DBB, DBWO, TA, TEA, and DBDIS.
DRTRY should also be connected to a pull-up resistor (1 k
5 k
) if it will be used by the system;
otherwise, this signal should be connected to HRESET to select NO-DRTRY mode (see the
MPC750 RISC
Microprocessor Family User’s Manual
for more information on this mode).
Three test pins also require pull-up resistors (100
1 k
)
. These pins are L1_TSTCLK, L2_TSTCLK,
and LSSD_MODE. These signals are for factory use only and must be pulled up to OV
DD
for normal
machine operation.
In addition, CKSTP_OUT is an open-drain style output that requires a pull-up resistor (1 k
5 k
) if it is
used by the system.
During inactive periods on the bus, the address and transfer attributes may not be driven by any master and
may, therefore, float in the high-impedance state for relatively long periods of time. Since the MPC755 must
continually monitor these signals for snooping, this float condition may cause additional power draw by the
input receivers on the MPC755 or by other receivers in the system. These signals can be pulled up through
weak (10 k
) pull-up resistors by the system or may be otherwise driven by the system during inactive
periods of the bus to avoid this additional power draw, but address bus pull-up resistors are not neccessary
Table 18. Impedance Characteristics
V
DD
= 2.0 V, OV
DD
= 3.3 V, T
j
= 0°
–
105°C
Impedance
Processor Bus
L2 Bus
Symbol
Unit
R
N
25–36
25–36
Z
0
R
P
26
–
39
26–39
Z
0
(L2)OV
DD
BGA
Pin
Data
V
force
OGND
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XPC750EC | XPC750P/D XPC750P RISC Microprocessor Hardware Specifications |
| XPC801ZP25 | Microprocessor |
| XPC801ZP40 | Microprocessor |
| XPC821ZP40 | Microprocessor |
| XPC823ZP25 | Microprocessor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XPC801ZP25 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor |
| XPC801ZP40 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor |
| XPC821ZP40 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor |
| XPC823CVR66B2T | 功能描述:IC MPU POWERQUICC 66MHZ 256-PBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:MPC8xx 標(biāo)準(zhǔn)包裝:2 系列:MPC8xx 處理器類型:32-位 MPC8xx PowerQUICC 特點(diǎn):- 速度:133MHz 電壓:3.3V 安裝類型:表面貼裝 封裝/外殼:357-BBGA 供應(yīng)商設(shè)備封裝:357-PBGA（25x25） 包裝:托盤 |
| XPC823CZC66A | 制造商:Freescale Semiconductor 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。