參數(shù)資料
型號(hào): XRT86VL3X
廠商: Exar Corporation
元件分類: 通信及網(wǎng)絡(luò)
英文描述: Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0
中文描述: Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0
文件頁數(shù): 29/149頁
文件大小: 1274K
代理商: XRT86VL3X
XRT86VL3X
22
REV. 1.2.0
T1/E1/J1 FRAMER/LIU COMBO - ARCHITECTURE DESCRIPTION
Bit-Oriented Signaling messages are a 16-bit pattern of which a 6-bit message is embedded as shown in the
following table.
Where D5 is the MSB and D0 is the LSB. The rightmost "1" is transmitted first. BOS is classified into the
following two groups.
Priority Codeword Message
Command and Response Information
2.7.2
Priority Codeword Message
A Priority Codeword Message is preemptive and has the highest priority among all data link information. A
Priority Codeword indicates a condition that is affecting the quality of service and thus shall be transmitted until
the condition no longer exists. The duration of transmission should not be less than one second. A priority
codeword may be interrupted by software for 100 milliseconds to send maintenance commands with a
minimum interval of one second between interruptions. Yellow alarm (00000000 11111111) is the only priority
message defined in industry standards.
2.7.3
Command and Response Information
Command and Response Information is transmitted to perform various functions. The BOS Processor can
send a command and response by transmitting a minimum of 10 repetitions of the appropriate codeword
pattern. A Command and response data transmission initiates action at the remote end, while the remote end
will respond by sending Bit-Oriented response message to acknowledge the received commands. The
activation and deactivation of line remote loop-back and local payload loop-back functions are of this type.
2.8
Transmit MOS (Message Oriented Signaling) Processor
The Transmit LAPD controller implements the Message-Oriented protocol based on ITU Recommendation
Q.921 Link Access Procedures on the D-channel. It provides the following functions.
Zero stuffing
T1/E1 transmitter interface
Transmit message buffer access
Frame check sequence generation
IDLE flag insertion
ABORT sequence generation
Two 96-byte buffers in shared memory are allocated for each LAPD to reduce the frequency of microprocessor
interrupts and alleviate the response time requirement for a microprocessor to handle each interrupt. There
are no restrictions on the length of the message. However the 96-byte buffer is deep enough to hold one entire
LAPD path or test signal identification message.
2.8.1
Discussion of MOS
Message-Oriented signals sent by the transmit LAPD Controller are messages conforming to ITU
Recommendation Q.921 LAPD protocol. There are two types of Message-Oriented signals. One is a periodic
performance report generated by the source or sink T1/E1 terminals as defined by ANSI T1.403. The other is
a path or test signal identification message that may be optionally generated by a terminal or intermediate
equipment on a T1/E1 circuit. The message structures of the performance report and path or test signal
identification message are shown in
Figure 29
for format A and format B respectively.
BOS M
ESSAGE
F
ORMAT
0
D5
D4
D3
D2
D1
D0
0
1
1
1
1
1
1
1
1
相關(guān)PDF資料
PDF描述
XRT91L30_0611 STS-12/STM-4 OR STS-3/STM-1 SONET/SDH TRANSCEIVER
XRT91L306 STS-12/STM-4 OR STS-3/STM-1 SONET/SDH TRANSCEIVER
XRT91L30IQ STS-12/STM-4 OR STS-3/STM-1 SONET/SDH TRANSCEIVER
XRT91L30 STS-12/STM-4 OR STS-3/STM-1 SONET/SDH TRANSCEIVER
XRT91L31 STS-12/STM-4 OR STS-3/STM-1 SONET/SDH TRANSCEIVER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XRT86VL3X_07 制造商:EXAR 制造商全稱:EXAR 功能描述:T1/E1/J1 FRAMER/LIU COMBO - ARCHITECTURE DESCRIPTION
XRT86VL3X_0710 制造商:EXAR 制造商全稱:EXAR 功能描述:T1/E1/J1 FRAMER/LIU COMBO - ARCHITECTURE DESCRIPTION
XRT86VX38 制造商:EXAR 制造商全稱:EXAR 功能描述:OCTAL T1/E1/J1 FRAMER/LIU COMBO - HARDWARE DESCRIPTION
XRT86VX38_09 制造商:EXAR 制造商全稱:EXAR 功能描述:8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION
XRT86VX38_0906 制造商:EXAR 制造商全稱:EXAR 功能描述:OCTAL T1/E1/J1 FRAMER/LIU COMBO - HARDWARE DESCRIPTION