- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376472 > 82C836B (Electronic Theatre Controls, Inc.) Single-Chip 386sx AT PDF資料下載
參數(shù)資料
| 型號： | 82C836B |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | Single-Chip 386sx AT |
| 中文描述： | 單芯片386sx在 |
| 文件頁數(shù)： | 126/205頁 |
| 文件大?。?/td> | 3878K |
| 代理商： | 82C836B |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁當(dāng)前第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁
Table 10-18.
Index 63H----High Performance Refresh (continued)
Bit
Name
Description
4-3
Hidden Refresh
Timing
Adjusts hidden refresh timing according to CPU speed. Refresh timing
during HLDA is not affected.
00 = Reserved
01 = 16MHz CPU speed (default)
10 = 20MHz or 25MHz CPU speed
11 = Reserved
2
Refresh Delay
Enables extra delay from one refresh to the next when an add-on card bus
master holds -REF active long enough to cause multiple back-to-back
refresh cycles. As in a PC/AT, refresh address remains the same for each
subsequent refresh cycle occurring while -REF remains continuously
asserted.
0 = One microsecond delay from -XMEMR active to next -XMEMR active
for multiple refresh in Master mode (default)
1 = No delay added; same timing as in revision 1.
Normally, this bit should remain zero to prevent subsequent refreshes
from starting prematurely when a Master keeps -REF asserted longer than
necessary for one refresh cycle (or when -REF has unusually long rise time
due to insufficient pull-up resistance).
1
----
Reserved. Write as 0.
0
Write Through
Disable
In cache-based SCATsx systems, memory writes normally go directly to
DRAM without any delay as compared to non-cache systems; local memory
writes cannot be ‘‘claimed’’ by the cache controller. This bit changes
memory write protocol so that memory writes can be claimed by external
logic i.e., no write cycle performed in memory. In a cache-based system,
this feature generally will be useful only for diagnostic purposes. This
features may also be useful in certain high-performance, non-cache systems
that rely on dynamic cycle claiming on writes as well as reads.
0 = Normal write-through protocol (default); no early wait state
1 = Write-through disable; writes can be externally claimed; early wait state
inserted.
Only local memory writes are affected by this bit. Local memory reads and
all AT bus memory or I/O accesses are already subject to cycle claiming
(ICR 41H bits 5 and 6). If this bit is set to one, ICR 41H bit 5 or 6 (or both)
should also be set to one.
For timing reasons, hidden refresh mode of Index 63H requires that the CPU operate
exclusively in nonpipelined mode; the -NA signal to the CPU must be held high
continuously. The -NA output from SCATsx is not affected (if SCATsx is programmed
for -STCYC mode on the NA/STCYC pin, the -STCYC pulse is delayed until the hidden
refresh is complete).
The CPU address bus remains available to the CPU during hidden refresh, so AT bus
refresh must either be turned off (see bit 5 in ICR 63H) or the AT bus refresh address
must be provided by other external logic. The 82C835A cache controller is designed to
provide the AT bus refresh address during hidden refresh. SCATsx continues to generate
-REF and -XMEMR during hidden refresh if AT bus refresh is enabled, and the 82C835
can be programmed to use these signals to generate the AT bus refresh address.
I
Configuration Registers
82C386 CHIPSet Data Sheet
10-14
Revision 3.0
P R E L I M I N A R Y
Chips and Technologies, Inc.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 82C862 | FireLink USB Dual Controller Quad Port USB |
| 82C931 | Plug and Play Integrated Audio Controller |
| 82S09 | 576-BIT BIPOLAR RAM (64 X 9) |
| 82S19 | 576-BIT BIPOLAR RAM (64 X 9) |
| 82S101BYA | 2.6GHz Relay, 1 Form C, 0.5A 30VDC Relay, 50ohms, SMD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 82C83H | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Octal Latching Inverting Bus Driver |
| 82C84 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Clock Generator Driver |
| 82C84A | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Clock Generator Driver |
| 82C84A/B | 制造商: 功能描述: 制造商:undefined 功能描述: |
| 82C84A_05 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Clock Generator Driver |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。