- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376472 > 82C836B (Electronic Theatre Controls, Inc.) Single-Chip 386sx AT PDF資料下載
參數(shù)資料
| 型號： | 82C836B |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | Single-Chip 386sx AT |
| 中文描述： | 單芯片386sx在 |
| 文件頁數(shù)： | 167/205頁 |
| 文件大小： | 3878K |
| 代理商： | 82C836B |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁當前第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁
Vcc typically ramps up very slowly (perhaps 100ms or more) relative to the high speed
of the 82C836 and CPU. At around 2 or 3VDC, logic that wasn’t already functioning on
battery power begins operating, but PWRGOOD from the power supply remains low.
PWRGOOD typically stays low until several hundred microseconds after Vcc reaches
its valid operational value (4.75VDC minimum).
While PWRGOOD is still low: All outputs except the 14.3MHz driver are held in the
high impedance state. In particular, XRST and CPURST are floating and should be
externally pulled up. PROCCLK and BUSCLK also float. The 14.3MHz driver is held
at a continuous low level. It does not float.
The -DACK lines should be pulled up or down depending on the desired strap options.
-NPERR should be pulled up, but will be driven low if a coprocessor is present.
Eventually, PWRGOOD goes high. At this point, PROCCLK and BUSCLK start
running and the 14.3MHz oscillator is allowed to start running. There will typcially be
a significant start-up time for the 14.3MHz oscillator, potentially 1000 microseconds
or longer.
An internal 1.19MHz clock (14.3MHz divided by 12) starts running when the 14.3MHz
clock starts up. The -DACK lines (strap options) are sampled and latched approximately
128 cycles of 1.19MHz after the 14.3MHz oscillator starts running. After an additional
128 cycles of 1.19MHz, -NPERR is sampled and XRST and CPURST go low. The
sampling of -NPERR is automatic coprocessor-present detection.
There is, therefore, an interval of approximately 200 microseconds during which all
clocks are running and both resets are still high. Allowing BUSCLK and 14.3MHz to
run during reset has been found to be necessary for reliably resetting the 8042/8742
keyboard controller and certain add-on cards on the AT bus.
CPURST can occur alone, without XRST (see the section titled
CPU Access to AT Bus
).
The pulse width of CPURST in such cases is 22 cycles of PROCCLK, and the falling
edge occurs at the middle of a T-state.
There is no mechanism for synchronizing the 82C836 internal phase clock to any
external source; rather, all phase clocks outside the 82C836 must be synchronized to
the 82C836 via CPURST or XRST.
The foregoing operation is changed as follows when standby mode is enabled:
If Power Sense (MFP5) is low at any time while PWRGOOD is low, standby mode is
cleared and the system reacts to PWRGOOD exactly as described above. When using
standby mode, the 82C836 and PS (MFP5) signal must remain powered up even when
PWRGOOD is low. In normal system operation, a battery will do this. In a test
environment with no battery connected, standby mode can be tested by driving
PWRGOOD low without actually turning power off.
When PWRGOOD goes low while standby mode is enabled, the 82C836 attempts to
switch to standby refresh (32KHz based). PWRGOOD is internally blocked from
having any further effect until the switch to 32 KHz based standby refresh is
successful. To prevent disruption of memory refresh, at least one additional normal
refresh must occur before the 82C836 switches to standby refresh. There is a 32 KHz
based timeout to prevent a possible system lockup if normal refresh has stopped
running for any reason (such as erroneous programming by the software). If the
timeout elapses before the switch to standby refresh occurs, indicating that there is
System Timing Relationships
CPU Access to AT-Bus
I
Chips and Technologies, Inc.
P R E L I M I N A R Y
Revision 3.0
11-35
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 82C862 | FireLink USB Dual Controller Quad Port USB |
| 82C931 | Plug and Play Integrated Audio Controller |
| 82S09 | 576-BIT BIPOLAR RAM (64 X 9) |
| 82S19 | 576-BIT BIPOLAR RAM (64 X 9) |
| 82S101BYA | 2.6GHz Relay, 1 Form C, 0.5A 30VDC Relay, 50ohms, SMD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 82C83H | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Octal Latching Inverting Bus Driver |
| 82C84 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Clock Generator Driver |
| 82C84A | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Clock Generator Driver |
| 82C84A/B | 制造商: 功能描述: 制造商:undefined 功能描述: |
| 82C84A_05 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Clock Generator Driver |
發(fā)布緊急采購，3分鐘左右您將得到回復。