- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376472 > 82C836B (Electronic Theatre Controls, Inc.) Single-Chip 386sx AT PDF資料下載
參數(shù)資料
| 型號(hào)： | 82C836B |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | Single-Chip 386sx AT |
| 中文描述： | 單芯片386sx在 |
| 文件頁(yè)數(shù)： | 162/205頁(yè) |
| 文件大?。?/td> | 3878K |
| 代理商： | 82C836B |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)當(dāng)前第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)第199頁(yè)第200頁(yè)第201頁(yè)第202頁(yè)第203頁(yè)第204頁(yè)第205頁(yè)
Hidden Refresh (PROCCLK-Based, No HLDA)
Figure 11-17 shows hidden refresh timing. In hidden refresh, the CPU is allowed to
continue operating during refresh cycles. HOLD and HLDA are not used. Obviously,
the CPU cannot be allowed to access local memory or the AT bus during refresh. So,
the main usefulness of hidden refresh is in cache based systems to allow cache read hits
to continue during refresh. The basic protocol for hidden refresh is as follows:
If a CPU cycle is already in progress when the 82C836 needs to perform a refresh
cycle, the 82C836 waits for the CPU cycle to end (indicated by -READY). If no CPU
cycle is in progress (-READY has occurred but no new -ADS yet), the hidden refresh
cycle can begin immediately.
The 82C836B asserts ALE throughout the hidden refresh cycle.
Two PROCCLK cycles after ALE goes high, -REF and -LOMEGCS go low. -CAS
goes low on the same PROCCLK edge as -REF. The delay from ALE to -REF allows
time for CAS precharge when using CAS-before-RAS refresh.
After additional delay, -XMEMR and -RAS go low for a few PROCCLKs, then back
high. The 82C836 provides the refresh address for the DRAMs using MA0-10, but
other external logic must provide the refresh address for the AT bus.
As in HLDA based CAS-before-RAS refresh cycles, -MWE goes high while -CAS
is low.
A few PROCCLKs after the end of -XMEMR, -REF goes high.
Finally, after further delay, ALE goes low. If the CPU attempted to start a local
memory or AT bus access during the hidden refresh cycle, CPU wait states are
inserted as needed to allow the refresh to complete. When ALE goes low, the waiting
CPU cycle is allowed to proceed. The T1 state for the waiting CPU can overlap the
hidden refresh cycle, but the normal T2 states begin after ALE goes low. For
example, Figure 11-17 shows a local memory write being delayed until the end of the
hidden refresh. -RAS goes low for the memory write in the middle of the first T-state
after the end of the hidden refresh.
Since hidden refresh is useful only in cache-based systems, which must use nonpipeline
mode, hidden refresh is designed to work in nonpipeline mode only.
-MWE needs to go high during CAS-before-RAS refresh to prevent the DRAMs from
going into Test mode. This is incompatible with the use of MD buffers if -MWE is used
as the direction control for the buffers; a high logic level on -MWE would cause the MD
buffers to drive the CPU local data bus, interfering with cache read hit activity. Thus, in
a cache-based system using hidden refresh, MD buffers should not be used. Worst case
system timing and loading analysis shows that MD buffers aren’t needed in any case, in
any cache or non-cache configuration; worst-case system timing margins are better
without MD buffers.
I
CPU Access to AT-Bus
System Timing Relationships
11-30
Revision 3.0
P R E L I M I N A R Y
Chips and Technologies, Inc.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 82C862 | FireLink USB Dual Controller Quad Port USB |
| 82C931 | Plug and Play Integrated Audio Controller |
| 82S09 | 576-BIT BIPOLAR RAM (64 X 9) |
| 82S19 | 576-BIT BIPOLAR RAM (64 X 9) |
| 82S101BYA | 2.6GHz Relay, 1 Form C, 0.5A 30VDC Relay, 50ohms, SMD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 82C83H | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Octal Latching Inverting Bus Driver |
| 82C84 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Clock Generator Driver |
| 82C84A | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Clock Generator Driver |
| 82C84A/B | 制造商: 功能描述: 制造商:undefined 功能描述: |
| 82C84A_05 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Clock Generator Driver |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。