- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376472 > 82C836B (Electronic Theatre Controls, Inc.) Single-Chip 386sx AT PDF資料下載
參數(shù)資料
| 型號(hào)： | 82C836B |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | Single-Chip 386sx AT |
| 中文描述： | 單芯片386sx在 |
| 文件頁數(shù)： | 46/205頁 |
| 文件大小： | 3878K |
| 代理商： | 82C836B |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁當(dāng)前第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁
In all three modes, support is provided for 256Kx1, 256Kx4, 1Mx1, and 1Mx4 DRAMs.
In addition, MRA and SRA modes support 4MBx1 and 4MBx4 DRAMs. Corresponding
SIMM modules are also supported; including 36-bit SIMMs utilizing either dedicated
CAS signals or shared CAS between banks (the shared-CAS type cannot be used in MRA
mode).
With 4MBx1 or 4MBx4 DRAMs, a maximum of three banks can be supported. The
RAS signal for the third bank (-RAS3) becomes MA10. In non-4MB configurations, the
multiplexed memory address is limited to MA0-9.
The usage of DREQ and DACK signals in SRA and MRA modes is summarized as
follows (see Figure 5-1 shown earlier):
In SRA mode, there are seven DREQs and seven DACKs.
In MRA mode, two DREQs become DSEL signals to control the 74F153 multiplexer,
and three DREQs become CAS signals. Similarly, four DACKs become encoded to
drive the 74ALS138 decoder, and three DACKs become CAS signals. The net result
is six additional CAS signals as compared to SRA mode.
If parity checking is implemented, each bank is 18 bits wide: two data bytes, each of
which has one parity bit, in addition to the data bits. Parity is odd, i.e., a data byte value
of FFH will have a ‘‘one’’ for the associated parity bit. Whenever a byte or word is
written, a parity bit is generated and written along with each byte. When a read occurs,
the stored parity bit is compared to the parity calculated from the read byte. If a
mismatch occurs during a read operation, a parity error is reported and an NMI is
generated indicating a problem with memory. The NMI generation for parity errors
can be disabled using bit 6 of internal configuration register 46H, or bit 2 of I/O port
61H. If the system designer decides not to implement the parity bit (because of cost or
other reasons), NMI generation due to parity error should be disabled as described.
For minimum system parts count, the MA, RAS, CAS, MWE, and PAR signals from
the 82C836 may each drive up to 18 DRAM chips directly without buffering. This
corresponds to two SIMM modules having nine DRAM chips per module, or 6 SIMM
modules having three DRAM chips (256Kx4, 1Mx4, or 4Mx4 DRAMs) per module.
There are two SIMM modules in each memory bank. Since each CAS line drives only
one byte in each memory bank, the CAS lines effectively can drive twice as many
memory banks (in SRA or encoded RAS modes) as the MA and MWE lines. Also, since
each memory bank is driven by a separate RAS line, RAS lines do not need buffering.
The parity lines (PARL, PARH) drive only one DRAM chip in each bank and should be
able to drive up to eight banks without buffering. Similarly, the MD lines also drive only
one DRAM chip in each bank, and the 80386sx and 80387sx are both rated for high
capacitive loads. So, no buffering should be needed between MD lines and the CPU
local data bus in the typical system implementation.
A four-bank memory and architecture consisting entirely of SIMMs having three DRAM
chips each (24 DRAMs total) is a special exception to the 18-DRAM guideline. The load
distribution in this case makes MA and MWE buffering unnecessary.
System Interface
DRAM Interface
I
Chips and Technologies, Inc.
P R E L I M I N A R Y
Revision 3.0
5-5
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 82C862 | FireLink USB Dual Controller Quad Port USB |
| 82C931 | Plug and Play Integrated Audio Controller |
| 82S09 | 576-BIT BIPOLAR RAM (64 X 9) |
| 82S19 | 576-BIT BIPOLAR RAM (64 X 9) |
| 82S101BYA | 2.6GHz Relay, 1 Form C, 0.5A 30VDC Relay, 50ohms, SMD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 82C83H | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Octal Latching Inverting Bus Driver |
| 82C84 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Clock Generator Driver |
| 82C84A | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Clock Generator Driver |
| 82C84A/B | 制造商: 功能描述: 制造商:undefined 功能描述: |
| 82C84A_05 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Clock Generator Driver |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。