- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376472 > 82C836B (Electronic Theatre Controls, Inc.) Single-Chip 386sx AT PDF資料下載
參數(shù)資料
| 型號： | 82C836B |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | Single-Chip 386sx AT |
| 中文描述： | 單芯片386sx在 |
| 文件頁數(shù)： | 95/205頁 |
| 文件大小： | 3878K |
| 代理商： | 82C836B |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁當(dāng)前第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁
Burst mode and Demand mode, subsequent cycles begin in S2, unless the intermediate
address bits require updating. In these subsequent cycles, the lower address bits are
changed in S2. The DMA can be programmed on a channel-by-channel basis to operate
in one of four modes. The four mode are described as follows:
Single Transfer Mode ----This mode directs the DMA to execute only one transfer cycle
at a time. DREQ must be held active until DACK becomes active. If DREQ is held
active throughout the cycle, the 82C836 deasserts HRQ and releases the bus after the
transfer is complete. After HLDA is inactive, the 82C836 again asserts HRQ and
executes another cycle in the same cycle; unless a request from a higher priority
channel is received. In this mode, the CPU is allowed to execute at least one bus cycle
between transfers. Following each transfer, the word count is decremented and the
address is incremented or decremented. When the word count decrements from
0000H to FFFFH, the terminal count bit in the status register is set and a T/C pulse is
generated. If auto-initialization option is enabled, the channel reinitialized itself. If
auto-initialize is not selected, the DMA sets the DMA request bit mask and suspends
transferring on the channel.
Block Transfer Mode----When Block Transfer Mode is selected, the 82C836 begins
transfers in response to either a DREQ or a software request. This continues until a
terminal count (FFFFH) is reached, at which time TC is pulsed and the status register
terminal count bit is set. In this mode DREQ need only be held active until DACK is
asserted. Auto-initialization is operational in this mode also.
Demand Tranfer Mode ----In Demand Transfer Mode, the DMA begins transfers in
response to the assertion of DREQ and continues until either terminal count is reached
or DREQ becomes inactive. This mode is normally used for peripherals with limited
buffering availability. The perpheral can initiate a transfer and continue until its
buffer capacity is exhausted. The peripheral may re-establish service by again
asserting DREQ. During idle periods, between transfers, the CPU is released to
operate and can monitor the operation by reading intermediate values from the address
and word count register. Once DREQ is deasserted, higher priority channels are
allowed to intervene. Reaching terminal count results in the generation of a TC pulse,
the setting of the terminal count bit in the status register, and auto-initialization (if
enabled).
Cascade Mode----This mode is used to interconnect more than one DMA controller, to
extend the number of DMA channels while preserving the priority chain. In Cascade
mode, the master DMA controller does not generate address or control signals. The
DREQ and DACK signals of the master are used to interface the HRQ and HLDA
signals of the slave DMA devices. Once the master has received an HLDA from the
CPU in response to a DREQ caused by the HRQ from a slave DMA controller, the
master DMA controller ignores all inputs except HLDA from the CPU and DREQ on
the active channel. This prevents conflicts between the DMA devices.
Figure 8-1 (shown earlier), portrays the cascade interconnection between the two levels
of DMA devices. Note, Channel 0 of DMA2 is internally connected for Cascade mode to
DMA1. Additional devices can be cascaded to the available channels in either DMA1 or
DMA2 since cascade is not limited to two levels for DMA controllers.
DMA Controller
DMA Operations
I
Chips and Technologies, Inc.
P R E L I M I N A R Y
Revision 3.0
8-5
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 82C862 | FireLink USB Dual Controller Quad Port USB |
| 82C931 | Plug and Play Integrated Audio Controller |
| 82S09 | 576-BIT BIPOLAR RAM (64 X 9) |
| 82S19 | 576-BIT BIPOLAR RAM (64 X 9) |
| 82S101BYA | 2.6GHz Relay, 1 Form C, 0.5A 30VDC Relay, 50ohms, SMD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 82C83H | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Octal Latching Inverting Bus Driver |
| 82C84 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Clock Generator Driver |
| 82C84A | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Clock Generator Driver |
| 82C84A/B | 制造商: 功能描述: 制造商:undefined 功能描述: |
| 82C84A_05 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Clock Generator Driver |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。