- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376472 > 82C836B (Electronic Theatre Controls, Inc.) Single-Chip 386sx AT PDF資料下載
參數(shù)資料
| 型號(hào)： | 82C836B |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | Single-Chip 386sx AT |
| 中文描述： | 單芯片386sx在 |
| 文件頁數(shù)： | 39/205頁 |
| 文件大?。?/td> | 3878K |
| 代理商： | 82C836B |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁當(dāng)前第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁
performs the refresh then returns control to the Master following deassertion of
-XMEMR. HOLD and HLDA remain asserted continuously throughout all Master
cycles, including Master initiated refresh.
The 82C836 incorporates a state machine that generates I/O channel bus cycles for all
CPU cycles not claimed by the internal memory address decode logic. The state machine
synthesizes the address strobe signal (ALE), the bus command signals (-XIOR, -XIOW,
-XMEMR, and -XMEMW), and MODA0 and MODA20. It monitors the state of the
-IOCS16 and -MEMCS16 signals to determine if the device on the bus is capable of
16-bit operations for I/O and memory, respectively. If a 16-bit operation is attempted
with an 8-bit device, the 82C836 performs conversions of 16-bit CPU operations to
paired 8-bit AT bus cycles.
The 82C836 supports XD-bus peripherals. Internal configuration register 44H controls
the SDIRH and SDIRL signals for different peripherals. 16-bit X-bus resources (other
than ROM) must generate -MEMCS16 and/or -IOCS16 just as any 16-bit add-on card
would.
The 82C836 itself asserts -MEMCS16 and/or -IOCS16 as follows:
The 82C836 asserts -MEMCS16 during CPU, DMA or Master accesses to ROM if it
is 16-bits wide, and during CPU, DMA or Master accesses to local DRAM.
The 82C836 asserts -IOCS16 during accesses to EMS I/O ports 2x8H and 2x9H
(x = 0 or 1, programmable), which operate as a 16-bit I/O resource.
Although the coprocessor operates as a 16-bit I/O resource in most respects, the
82C836 does not assert -IOCS16 during coprocessor accesses.
The CPU local bus and the AT bus are tightly coupled. Activity on either bus directly
corresponds to similar activity on the other bus (the AT bus, however, remains idle
during certain CPU local bus operations). The general start/end protocol for each bus
cycle is as follows:
On the CPU local bus, the start of a CPU controlled bus cycle is indicated by the
low-to-high transition of -ADS, and the end of the cycle is indicated by -READY
being active at the end of a subsequent T-state. The T-state, in which -ADS goes high,
is equivalent to an 80286 TS state. This is true for either pipelined or nonpipelined
80386sx cycles. An 80386sx T1-T2-T2 sequence is equivalent to an 80286 TI-TS-TC
sequence (TI = idle state). Virtually no useful work can be performed by the 82C836
during a T1 state because the CPU address and status signals are not guaranteed to be
valid until after the middle of T1. An 80386sx T1P-T2P sequence is equivalent to an
80286 TS-TC sequence, and useful work can be started during T1P.
On the AT bus, the start of a CPU generated bus cycle is indicated by an ALE pulse,
followed by an I/O or memory command signal going active (low). The end of the
cycle is indicated by the command signal going inactive. The unlatched address
(UA17-23) must be valid before the end of the ALE pulse; and remains valid for a
short hold time after the start of command. The latched address (SA0-19) must be
valid before the start of command; and must remain valid for a short hold time after
the end of command. Read data must be valid before the end of the command pulse;
and must remain valid for a short hold time after the end of command. Write data
I
Bus Control Arbitration and Basic Timing
Clock/Bus Control
4-4
Revision 3.0
P R E L I M I N A R Y
Chips and Technologies, Inc.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 82C862 | FireLink USB Dual Controller Quad Port USB |
| 82C931 | Plug and Play Integrated Audio Controller |
| 82S09 | 576-BIT BIPOLAR RAM (64 X 9) |
| 82S19 | 576-BIT BIPOLAR RAM (64 X 9) |
| 82S101BYA | 2.6GHz Relay, 1 Form C, 0.5A 30VDC Relay, 50ohms, SMD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 82C83H | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Octal Latching Inverting Bus Driver |
| 82C84 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Clock Generator Driver |
| 82C84A | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Clock Generator Driver |
| 82C84A/B | 制造商: 功能描述: 制造商:undefined 功能描述: |
| 82C84A_05 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Clock Generator Driver |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。