- 您現在的位置：買賣IC網 > PDF目錄376472 > 82C836B (Electronic Theatre Controls, Inc.) Single-Chip 386sx AT PDF資料下載
參數資料
| 型號： | 82C836B |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | Single-Chip 386sx AT |
| 中文描述： | 單芯片386sx在 |
| 文件頁數： | 55/205頁 |
| 文件大?。?/td> | 3878K |
| 代理商： | 82C836B |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁當前第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁
If either LBA or Early READY mode is enabled (or both), the 82C836 automatically
generates an Early Wait State at the beginning of every local DRAM read cycle not
claimed by an external controller. This allows time for the external controller to signal a
cache hit before the 82C836 starts a DRAM cycle. The added wait state affects the total
cycle time only in the event of a cache read miss. Cache read hits can be zero wait state
if the external cache controller uses Early READY mode. There is no added wait state
for local DRAM write cycles.
To avoid the need for parity bits in the cache SRAMs, parity checking on local DRAM
read cycles is suspended in the event of a cache hit. Parity checking of local DRAM
memory operates normally on cache misses.
When using both local memory caching and internal EMS, the EMS page windows and
EMS target areas (expanded memory) must be excluded from the cacheable address
ranges. Since EMS address translation is entirely internal to the 82C836, a local memory
cache only has access to CPU addresses, not translated EMS addresses.
Expanded/Extended Memory
The 82C836 fully supports the LIM EMS 4.0 and 3.2 specifications. EMS allows
operating systems and software applications to access memory above the 1MB DOS limit
through a page mapping scheme managed by an EMS driver. The SCATsx architecture
allows up to 64KB of address space in the first 1MB to be remapped, in 16KB pages, to
anywhere in the 16MB address space, described as follows:
Remappable area----The remappable address range is either 0D0000-0DFFFFH or
0E0000-0EFFFFH, determined by a bit in one of the EMS I/O ports (see below). In
LIM EMS terminology, this 64KB remappable address range is referred to as the Page
Frame.
Page windows and target pages ----The remappable address range is divided into
four page windows of 16KB each. Each page window can be mapped to any 16KB
target page anywhere in the 16MB address space. In LIM EMS terminology, the
page windows are referred to as physical pages because these have fixed physical
addresses. The target pages are referred to as logical pages because these have
logical addresses only ----until mapped into a physical page within the page frame.
Page registers----Associated with each page window is a page register. The 82C836
contains four page registers, one for each 16KB page window. Each page register
specifies the absolute physical location of the 16KB target page to be mapped into
the associated page window. Each page register also specifies whether or not the
associated page window is enabled or disabled, i.e., whether or not to perform EMS
address remapping in that window. If a page window is disabled, accesses to that
window are treated as ordinary non-EMS memory accesses.
EMS I/O ports----The page registers are accessed using three I/O ports located at either
I/O addresses 208H-20AH or 218H-21AH (selectable via ICR 4F bit 0). In I/O port
20AH (or 21AH), bits 1-0 specify which page register is currently accessible. The
selected page register is then accessed at I/O ports 208H and 209H (or 218H and
219H).
EMS enable/disable----EMS translation can be enabled or disabled by ICR 4F bit 7. In
addition, the EMS I/O ports can be enabled or disabled by ICR 4F bit 6.
I
DRAM Interface
System Interface
5-14
Revision 3.0
P R E L I M I N A R Y
Chips and Technologies, Inc.
相關PDF資料 |
PDF描述 |
|---|---|
| 82C862 | FireLink USB Dual Controller Quad Port USB |
| 82C931 | Plug and Play Integrated Audio Controller |
| 82S09 | 576-BIT BIPOLAR RAM (64 X 9) |
| 82S19 | 576-BIT BIPOLAR RAM (64 X 9) |
| 82S101BYA | 2.6GHz Relay, 1 Form C, 0.5A 30VDC Relay, 50ohms, SMD |
相關代理商/技術參數 |
參數描述 |
|---|---|
| 82C83H | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Octal Latching Inverting Bus Driver |
| 82C84 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Clock Generator Driver |
| 82C84A | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Clock Generator Driver |
| 82C84A/B | 制造商: 功能描述: 制造商:undefined 功能描述: |
| 82C84A_05 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Clock Generator Driver |
發(fā)布緊急采購，3分鐘左右您將得到回復。