TM1100 Preliminary Data Book
Philips Semiconductors
10-6
PRELIMINARY INFORMATION
File: pci.fm5, modified 7/23/99
The PAR (parity-error response) bit in the command
register is set, and
The initiator asserted perr# or detected it asserted by
the target (during a write cycle).
DEVSEL (Device Select timing). This read-only field
defines the slowest timing that will be used for the
devsel# signal when TM1100 is a target on the PCI bus.
Table 10-4 shows the allowable encodings and mean-
ings. These bits are hardwired to ‘01’ to indicate that
TM1100 uses a ‘medium’ devsel# timing.
STA (Signalled Target Abort). TM1100’s PCI interface
sets this bit when it is a target device and aborts a trans-
action.
RTA (Receive Target Abort). TM1100’s PCI interface
sets this bit when it is the initiating device and the trans-
action is aborted by the target device. (All initiating devic-
es must implement this bit.)
RMA (Receive Master Abort). TM1100’s PCI interface
sets this bit when it is the initiating device and aborts a
transaction (except when the transaction is a special cy-
cle). (All initiating devices must implement this bit.)
SSE (Signaled System Error). TM1100’s PCI interface
sets this bit when it asserts the serr# signal. (TM1100
can generate serr#, so this bit is implemented; devices
incapable of generating serr# need not implement SSE.)
DPE (Detected Parity Error). TM1100’s PCI interface
sets this bit when it detects a parity error, even if parity
error handling is disabled. (The PAR bit in the command
register enables the handling of parity errors.)
10.6.5
Revision ID Register
The value in the Revision ID register is a read only value
chosen by the manufacturer to indicate product revi-
sions. For the TM1100 product family, the two MSB’s of
the revision ID indicate the fab (00 ST, 01 MOS4, 10
TSMC, 11 other). The next two bits indicate an all layer
revision number, and the 4 lsb’s indicate metal layer re-
visions. Each all layer revision adds 0x10 to the revision
ID and resets the 4 lsb’s to zero. Non pin or function com-
patible TriMedia devices will use the same Revision ID
convention, but with a revised Device ID.
10.6.6
Class Code Register
The value in the Class Code register is read-only. Sys-
tem software uses the Class Code register to identify the
generic function of the device, and in some cases, the
Class Code can specify a register-level programming in-
terface.
Class Code consists of three one-byte fields as shown in
Code, broadly classifies the function of the device. The
value of the middle byte, Subclass Code, identifies the
function more specifically. The value of the lower byte
specifies a register-level programming interface so that
device-independent software can interact with the de-
vice. The meanings of the Base Class byte values are
The value of Base Class is hardwired to 0x04 since
TM1100 is a multimedia device. Currently, there are no
specific register-level programming interfaces defined
for multimedia devices.
Table 10-3. Status Register Fields
Field
Characteristics
Reserved Writes ignored; reads return 0
66M
PCI bus speed (hardwired to 0
33-MHz)
UDF
User-denable features (hardwired to 0
none)
FBC
Fast back-to-back capable (hardwired to 0
unsupported)
DPD
Data parity detected
DEVSEL
devsel# signal timing (hardwired to 1
‘medium’)
STA
Signaled target abort
RTA
Receive target abort
RMA
Receive master abort
SSE
Signaled system error
DPE
Detected parity error
Table 10-4. DEVSEL Encodings
DEVSEL
Meaning
00
Fast
01
Medium
10
Slow
11
Reserved
Table 10-5. Actual Revision Id values
Value (hex)
Product description
0x00
CTC (CPU Test Chip) - all versions
0x01
ST fab TM1000 0.50
original mask version
as well as rst metal revision
0x10
ST fab TM1000 0.35
original mask
0x11
ST fab TM1000 0.35
rst metal revision
0x90
TSMC fab TM1000 0.35
original mask
0x91
TSMC fab TM1000 0.35
rst metal revision
0x20
early version of TM1100
0x61
MOS4 fab TM1100 0.35u rst metal revision
23
0
Class Code
Programming Interface
Base Class Code
15
7
Subclass Code
Figure 10-5. Class-code register format.