TM1100 Preliminary Data Book
Philips Semiconductors
7-2
PRELIMINARY INFORMATION
File: evo.fm5, modified 7/24/99
The VO normally supplies continuous video data to its
outputs. The VO is programmed and started by the
TM1100 DSPCPU. The VO issues an interrupt to the
DSPCPU at the end of each transmitted field, and/or at a
programmable vertical position in the field. The DSPCPU
updates the VO video image data pointers with pointers
to the next field during the vertical blanking interval to
maintain continuous video output. During video output,
the VO supplies embedded CCIR656 SAV and EAV sync
codes and optionally supplies horizontal and frame sync
signals. The VO can either internally supply the timing for
the pixel clock and for the horizontal and frame timing
signals or can genlock to external timing signals such as
supplied by a Philips SAA7125 DENC digital encoder or
similar sync source.
7.4
INTERFACE
Table 7-1 lists the interface pins for the VO block.
connections for commonly used external devices that in-
terface to the VO. The most common way to generate
Digital Encoder (DENC) can be programmed to either
take sync from the VO_DATA stream EAV/SAV codes,
or from the RCV1/2 pins.
Figure 7-3 illustrates how to
create a byte parallel ECL level standard CCIR656 inter-
face. In certain professional applications, serial D1 video
is also used. In that case, connect VO to a Gennum
GS9022 Digital Video Serializer or similar part (not
shown).
7.5
BLOCK DIAGRAM
block. It consists of a clock generator, a frame timing
generator and an image or data generator. The image
generator produces either a CCIR 656 digital video data
stream with optional YUV overlay or a raw data or mes-
sage-data stream. It also performs optional format con-
versions and optional 2:1 horizontal scaling.
TM1100
VO_DATA[7:0]
(HS) VO_IO1
(FS) VO_IO2
VO_CLK
SAA7125
MP[7:0]
RCV1
RCV2
LLC
Figure 7-1. Video Out connected to a digital video
encoder (DENC).
TM1100 A
VO_DATA[7:0]
(STMSG) VO_IO1
(ENDMSG) VO_IO2
VO_CLK
TM1100 B
VI_DATA[7:0]
VI_DATA[8]
VI_DATA[9]
VI_CLK
VI_DVALID
logic ‘1’
Figure 7-2. Video Out connected to Video In of a
second TM1100.
Table 7-1. Video Out Interface Pins
Signal Name
Type
Description
VO_DATA[7:0]
OUT
CCIR656 style YUV 4:2:2 digital out-
put data, or general purpose high
speed data output channel. Output
changes on positive edge of
VO_CLK.
VO_IO1
I/O-5 This pin can function as HS output or
as STMSG (Start Message) output.
If set as HS output, it outputs the
horizontal sync signal
In message passing mode, this pin
acts as STMSG output. See
VO_IO2
I/O-5 This pin can function as FS (Frame
Sync) input, FS output or as
ENDMSG output.
If set as FS input, it can be set to
respond to positive or negative
edge transitions.
If the Video Out operates in external
sync mode and the selected transi-
tion occurs, the Video Out sends
two elds of video data. Note: this
works only once after a reset.
In message passing mode, this pin
acts as ENDMSG output. See
TM1100
VO_DATA[7:0]
VO_CLK
8
1
16
2
TTL to ECL
CCIR 656
Subminiature
“D” Connector
Data A,B[7:0]
Clock A,B
Figure 7-3. Video Out connected to a CCIR 656 vid-
eo-output connector.