
____________________________________________________ DS34T101, DS34T102, DS34T104, DS34T108
25 of 366
8 Overview of Major Operational Modes
8.1 Internal Mode
The default mode of the device is internal one-clock mode. Internal mode is used to internally connect the framers
to the TDMoP block. Internal mode additionally configures many unused TDM interface output pins to drive low.
Unused TDM interface input pins are ignored.
Figure 8-1 shows an internal mode version of the
Figure 6-1 block
diagram with wires to unused inputs and outputs shown in a grey color. All ports of the device are configured in
internal mode when
GCR1.MODE=0. When
GCR1.MODE=1, all ports are configured in external mode by default,
but (DS34T108 only) individual ports can be configured for internal mode using the
GCR1.INTMODEn bits.
Figure6-2 shows how the device is internally connected inside the TDM cross-connect block in internal mode.
Figure 8-1. Internal Mode Block Diagram
LIU
Tran
sm
itte
r
W
ave
sh
ap
e,
Lin
eD
riv
er
LI
U
Rece
iv
er
C
lock
an
dDa
ta
Re
co
ve
ry
Rx
BERT
R
xF
ram
er
Rx
HD
LC
TDMoP
Bl
o
ck
all
8
po
rts
Cl
oc
k
R
eco
ve
ry
Mac
hin
es
Ti
m
esl
ot
A
ss
igne
r
CA
S
Ha
nd
le
r
SD
RAM
C
ont
rol
ler
Ji
tte
r
B
uffe
r
Con
tro
l
Que
ue
Ma
na
ge
r
Et
h
er
n
et
MAC
10
/10
0
Pa
ck
et
Cl
as
sif
ier
Cou
nte
rs
&
St
atu
s
Reg
ist
er
s
CPU
Int
er
fac
e
SD_D[31:0]
SD_DQM[3:0]
SD_A[11:0]
SD_BA[1:0]
SD_CLK
SD_CS_N
SD_WE_N
SD_RAS_N
SD_CAS_N
C
LK
_M
II_
R
X
M
II_
RXD[
3
:0
]
MI
I_
R
X
_D
V
M
II_
RX_
E
RR
MI
I_
C
O
L
M
II_
CRS
C
LK
_M
II_
T
X
C
L
K
_S
S
M
II_
T
X
MI
I_T
X
D[
3:
0]
MI
I_
TX
_EN
MD
IO
MD
C
CL
K_
S
Y
S
CLK_HIGH
RST_SYS_N
JTAG
JTMS
JTCLK
JTDI
JTDO
JTRST_EN
TT
IP
n
TR
IN
Gn
RT
IP
n
RR
IN
Gn
L
IU
&
Fr
am
er
(1
of
8)
MCLK
T
XEN
ABL
E
RX
TS
EL
RESREF
TCLKOn
MI
I_
T
X
_E
R
CLAD1
38.
8
8MH
z
2.04
8/1.
54
4M
H
z
CLAD2
50
or
75
M
H
z
C
LK
_SY
S_
S
CLK_CMN
SCEN
SCAN
MBI
S
T
STMD
MBIST_EN
MBIST_DONE
MBIST_FAIL
HIZ_EN
E1CLK
T1CLK
B8ZS/HDB3
Decoder
E1CLK
T1CLK
RCLKn (out)/RCLKFn (in)
RDATFn
Rx Elastic Store
TDATFn
B8ZS/HDB3
Encoder
Tx
For
m
atter
Tx Elastic Store
Tx
BERT
Tx
HD
LC
FS
YS
CLK
Jitter Attenuator
RLOFn/RLOSn
E1C
LK
T1C
LK
FSY
S
CL
K
clk
neg
pos/dat
0
1
0
1
LIUDn
clk
neg
pos/dat
clk
neg
pos/dat
RC
LK
RS
IG
88
8
1 of 8 ports
all 8 ports
88
8
TDM Cross-Connection
and External Interfaces
88
8
RF/MS
Y
N
C
8
TCL
K
TS
IG
TS
E
R
(d
a
ta
)
T
(S
)S
Y
NC
in
8
Control
Bank Select
Address
Byte Enable Mask
Data
RCLK
RS
IG
_RTS
RX
(
d
ata
)
RX
_
S
Y
NC
TCL
K
TS
IG
_C
TS
T
X
(
data
)
TX
_S
Y
N
C
8
RS
Y
S
CLK
TS
Y
NC
o
ut
8
RS
Y
NC
in
8
TS
Y
S
C
LK
E1
CLK
T1
CLK
RS
E
R
(dat
a)
RCLK
8
R
S
Y
NC
o
ut
8
H_D[31:1]
H_AD[24:1]
H_CS_N
H_R_W_N
H_WR_BE[0]_N / SPI_CLK
H_READY_N
H_INT[1:0]
DATA_31_16_N
H_CPU_SPI_N
H_D[0] / SPI_MISO
H_WR_BE[1]_N / SPI_MOSI
H_WR_BE[2]_N / SPI_SEL_N
H_WR_BE[3]_N / SPI_CI
Pa
yl
oa
d
T
ype
Ma
ch
in
e
s
AA
L1
HD
LC
SA
To
P
C
ESo
PSN
RAW