- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16427 > EVAL-ADAU1442EBZ (Analog Devices Inc)BOARD EVAL FOR ADAU1442 PDF資料下載
參數(shù)資料
| 型號： | EVAL-ADAU1442EBZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 35/93頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVAL FOR ADAU1442 |
| 標準包裝： | 1 |
| 系列： | SigmaDSP® |
| 主要目的： | 音頻，音頻處理 |
| 嵌入式： | 是，DSP |
| 已用 IC / 零件： | ADAU1442 |
| 主要屬性： | 單芯片多通道 28/56 位音頻 DSP |
| 次要屬性： | I²C & SPI 接口 |
| 已供物品： | 電路板，線纜，說明文檔，GPIO 子板，電源 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁當前第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁
Data Sheet
ADAU1442/ADAU1445/ADAU1446
Rev. D | Page 39 of 92
SERIAL INPUT PORT MODES AND SETTINGS
Each of the nine serial input ports is controlled by setting an
individual 2-byte word in the serial input mode register for each
port (see Table 25 for the register addresses). Each serial data
signal can be set to use any of the nine clock domains (slave
mode) or an internally generated LRCLK signal at fS,NORMAL,
fS,DUAL, or fS,QUAD. The default value for each serial port on reset is
set to stereo, I2S, 24-bit, negative LRCLK and BCLK polarity
slave mode using a 50% duty cycle LRCLK (as opposed to a
synchronization pulse). This configuration corresponds to a
setting of 0x3C00. The serial data uses its corresponding clock
domain (that is, SDATA3 uses LRCLK3 and BCLK3).
Restrictions
When the device is in MOST mode (packed TDM4 mode), the
MSB position of the serial data must be delayed by one bit clock
from the start of the frame (I2S position) and the data must be
16 bits wide.
Each channel has a frame of 32 bits. Therefore, when the device
is in delay-by-12 mode, the serial data can only be 16 or 20 bits
wide (not 24 bits). When the device is in delay-by-16 mode, the
serial data can only be 16 bits wide.
Due to the limited maximum clock speed, master and slave modes
are only compatible with certain TDM modes. See Table 18 for
more details.
Serial Input Port Modes Registers (Address 0xE000 to
Address 0xE008)
Table 25. Addresses of Serial Input Port Modes Registers
Address
Name
Read/Write
Word Length
Decimal
Hex
57344
E000
Serial Input Port 0 modes
16 bits (2 bytes)
57345
E001
Serial Input Port 1 modes
16 bits (2 bytes)
57346
E002
Serial Input Port 2 modes
16 bits (2 bytes)
57347
E003
Serial Input Port 3 modes
16 bits (2 bytes)
57348
E004
Serial Input Port 4 modes
16 bits (2 bytes)
57349
E005
Serial Input Port 5 modes
16 bits (2 bytes)
57350
E006
Serial Input Port 6 modes
16 bits (2 bytes)
57351
E007
Serial Input Port 7 modes
16 bits (2 bytes)
57352
E008
Serial Input Port 8 modes
16 bits (2 bytes)
Table 26. Bit Descriptions of Serial Input Port Modes Registers
Bit Position
Description
Default
15
Clock output enable1
0
0 = LRCLK and BCLK output pins disabled
1 = LRCLK and BCLK output pins enabled
14
Frame sync type
0
0 = LRCLK 50/50 duty cycle clock signal (square wave)
1 = LRCLK synchronization pulse (narrow pulse)
[13:10]
Clock domain master/slave select1
Address specific2
0000 = slave to Clock Domain 0 (Port 0)
0001 = slave to Clock Domain 1 (Port 1)
0010 = slave to Clock Domain 2 (Port 2)
0011 = slave to Clock Domain 3 (Port 3)
0100 = slave to Clock Domain 4 (Port 4)
0101 = slave to Clock Domain 5 (Port 5)
0110 = slave to Clock Domain 6 (Port 6)
0111 = slave to Clock Domain 7 (Port 7)
1000 = slave to Clock Domain 8 (Port 8)
1001 = master, clock is fS,NORMAL
1010 = master, clock is fS,DUAL
1011 = master, clock is fS,QUAD
9
Serial input BCLK polarity
0
0 = negative BCLK polarity
1 = positive BCLK polarity
8
Serial input LRCLK polarity
0
0 = negative LRCLK polarity
1 = positive LRCLK polarity
相關PDF資料 |
PDF描述 |
|---|---|
| A3AAH-4036G | IDC CABLE - ASC40H/AE40G/ASC40H |
| AMIS30622C6227RG | IC MOTOR DVR MICROSTP I2C 20SOIC |
| A1CXB-3036M | IDC CABLE- AKC30B/AE30M/X |
| VE-214-EX | CONVERTER MOD DC/DC 48V 75W |
| GCC10DRYH-S734 | CONN EDGECARD 20POS DIP .100 SLD |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-ADAU1446EBZ | 功能描述:BOARD EVAL FOR ADAU1446 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:SigmaDSP® 標準包裝:1 系列:PCI Express® (PCIe) 主要目的:接口，收發(fā)器，PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要屬性:- 次要屬性:- 已供物品:板 |
| EVAL-ADAU1590EBZ | 制造商:Analog Devices 功能描述:EVAL BOARD - Bulk |
| EVAL-ADAU1592EBZ | 制造商:Analog Devices 功能描述:Evaluation Board For ADAU1592 制造商:Analog Devices 功能描述:EVAL BOARD - Boxed Product (Development Kits) |
| EVAL-ADAU1701EB | 制造商:Analog Devices 功能描述:EVAL BOARD FOR SIGMADSP AUDIO PROCESSOR - Bulk |
| EVAL-ADAU1701EBZ | 制造商:Analog Devices 功能描述:EVAL BOARD - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復。