996
6437E–ATARM–23-Apr-13
SAM9M11
42.5.5
Conversion Performances
For performance and electrical characteristics of the TSADCC, see the section “Electrical Char-
acteristics” of the full datasheet.
42.6
Analog-to-digital Converter Functional Description
The TSADCC embeds a Successive Approximation Register (SAR) Analog-to-Digital Converter
(ADC). The ADC supports 8-bit or 10-bit resolutions.
The conversion is performed on a full range between 0V and the reference voltage pin TSAD-
VREF. Analog inputs between these voltages convert to values based on a linear conversion.
42.6.1
ADC Resolution
The ADC supports 8-bit or 10-bit resolutions. The 8-bit selection is performed by setting the bit
By default, after a reset, the resolution is the highest and the DATA field in the
“TSADCC Chan-By setting the bit LOWRES, the ADC switches in the lowest resolution and the conversion
results can be read in the eight lowest significant bits of the data registers. The two highest bits
of the DATA field in the corresponding TSADCC_CDR register and of the LDATA field in the
TSADCC_LCDR register read 0.
Moreover, when a PDC channel is connected to the TSADCC, 10-bit resolution sets the transfer
request sizes to 16-bit. Setting the bit LOWRES automatically switches to 8-bit data transfers. In
this case, the destination buffers are optimized.
All the conversions for the Touch Screen forces the ADC in 10-bit resolution, regardless of the
42.6.2
ADC Clock
The TSADCC uses the ADC Clock to perform conversions. Converting a single analog value to
a 10-bit digital data requires Sample and Hold Clock cycles as defined in the field SHTIM of the
The ADC clock range is between MCK/2, if PRESCAL is 0, and MCK/128, if PRESCAL is set to
63 (0x3F). PRESCAL must be programmed in order to provide an ADC clock frequency accord-
ing to the maximum sampling rate parameter given in the Electrical Characteristics section.
42.6.3
Sleep Mode
The TSADCC Sleep Mode maximizes power saving by automatically deactivating the Analog-to-
Digital Converter cell when it is not being used for conversions. Sleep Mode is enabled by set-
The SLEEP of the ADC is automatically managed by the conversion sequencer, which can auto-
matically process the conversions of all channels at lowest power consumption.
When a trigger occurs, the Analog-to-Digital Converter cell is automatically activated. As the
analog cell requires a start-up time, the logic waits during this time and then starts the conver-
sion on the enabled channels. When all conversions are complete, the ADC is deactivated until
the next trigger.