參數(shù)資料
型號(hào): MT90520
廠商: Zarlink Semiconductor Inc.
英文描述: 8-Port Primary Rate Circuit Emulation AAL1 SAR
中文描述: 8端口基本速率電路仿真AAL1特區(qū)
文件頁(yè)數(shù): 80/180頁(yè)
文件大?。?/td> 1736K
代理商: MT90520
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)當(dāng)前第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)
MT90520
Data Sheet
80
Zarlink Semiconductor Inc.
As in the UDT RX_SAR, the SDT RX_SAR is responsible for compensating for sequence number error conditions.
Up to 6 dummy cells may be inserted into the various SDT Reassembly Circular Buffers corresponding to the VC in
question.
The SDT RX_SAR compares the value of the SDT RX_SAR’s write pointer and the TDM module’s read pointer,
prior to the transfer of each cell to the SDT Reassembly Circular Buffers. The result of the comparison determines
whether a slip-error needs to be reported in the MIB statistics, and may also result in an adjustment of the write
pointer’s location before a cell is written to the SDT Reassembly Circular Buffers (see “SDT Overflow and Underrun
Detection” on page 84).
Pointer Processing
Within SDT-formatted cells, pointers are used to indicate the location of the first channel of data within an AAL1
structure.
A pointer can be received only from an even-numbered cell which is identified as a pointer-type cell because its CSI
bit is set. Pointers are received in this manner for all SDT VCs, except for non-CAS cells carrying one channel. In
that special case, no pointers should be received.
Once an even-numbered cell with a set CSI bit is received, the pointer byte of the cell is processed. First, some
error-checking procedures are performed:
the pointer byte is examined for even-parity errors. If there is a parity error, the contents of the pointer byte
are ignored, the
Pointer Parity Errors
MIB statistic field in the SDT Reassembly Control Structure is
incremented, and the pointer-processing routine is exited.
if no parity error is found, the 7 least-significant bits of the pointer byte (the 8-bit pointer byte, less the parity
bit) are then examined to see if they exceed the maximum allowable “valid” pointer value of 93d (5Dh). If
either of the following cases is true, the pointer processing routine is exited:
if the pointer byte has a value of 127d (7Fh), it is a “dummy” pointer (a valid pointer value); this pointer
value is ignored by the SDT RX_SAR.
if the pointer byte has a value exceeding 93d and does not equal 127d, it is an illegal pointer value;
therefore, the pointer value is ignored and a Pointer_Out_of_Range error is detected, causing the
Po
status bit of the SDT Reassembly Control Structure for the VC to be set.
If the above error conditions are not met, the pointer byte is considered to be valid and is processed as such by the
SDT RX_SAR:
the pointer byte is automatically considered to be correct (based on the fact that there is a lot of
protection on the AAL1 byte, so bytes should not be received marked erroneously as pointers).
Therefore, the “golden” received pointer value is always used to determine where the SDT RX_SAR
should currently be operating within a VC’s AAL1 structure. Regardless of where the SDT RX_SAR is
pointing in the AAL1 structure, it is adjusted to point to the location identified by the received pointer byte.
-
if the received pointer matches the SDT RX_SAR’s internal location controller, all is well and no errors
are reported.
-
if the internal location controller doesn’t match the received pointer, a framing/data misalignment error
has occurred:
- if the received pointer is equal to 0, the pointer misalignment is corrected immediately;
therefore, the
Pointer Reframes
statistic field in the SDT Reassembly Control Structure
is incremented.
- if the received pointer is not equal to 0, the misalignment between the internal
controller and the received pointer is not resolved immediately:
相關(guān)PDF資料
PDF描述
MT90520AG 8-Port Primary Rate Circuit Emulation AAL1 SAR
MT9072 Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0
MT9072AB Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0
MT9072AV Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0
MT90820 Large Digital Switch
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT90520AG 制造商:Microsemi Corporation 功能描述:ATM SAR 2.048MBPS 2.5V CBR 456BGA - Trays
MT90520AG2 制造商:Microsemi Corporation 功能描述:ATM SAR 2.048MBPS 2.5V CBR 456BGA - Trays 制造商:Zarlink Semiconductor Inc 功能描述:ATM SAR 2.048MBPS 2.5V CBR 456BGA - Trays
MT90528 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:28-Port Primary Rate Circuit Emulation AAL1 SAR
MT90528AG 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:28-Port Primary Rate Circuit Emulation AAL1 SAR
MT90528AG2 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:28-Port Primary Rate Circuit Emulation AAL1 SAR