- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄359234 > MT90520 (Zarlink Semiconductor Inc.) 8-Port Primary Rate Circuit Emulation AAL1 SAR PDF資料下載
參數(shù)資料
| 型號(hào)： | MT90520 |
| 廠商： | Zarlink Semiconductor Inc. |
| 英文描述： | 8-Port Primary Rate Circuit Emulation AAL1 SAR |
| 中文描述： | 8端口基本速率電路仿真AAL1特區(qū) |
| 文件頁(yè)數(shù)： | 93/180頁(yè) |
| 文件大?。?/td> | 1736K |
| 代理商： | MT90520 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)當(dāng)前第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)
MT90520
Data Sheet
93
Zarlink Semiconductor Inc.
Operation of SDT/UDT Interface
There are 4 possible user-selectable clock sources for SToCLK:
the STiCLK signal for the port
the clock generated by the port’s internal digital PLL and transmitted via PLLCLK
a synchronous clock generated from one of a number of user-selectable sources. This is a common clock
which is available to all of the DS1/E1 ports of the MT90520.
a divided-down version of the system clock (MCLK/2).
The user is able to select the desired clock source via the CLKSEL bits (found in the per-port Clocking
Configuration Register at 5200h + p*10h), with MCLK/2 being the default clock which is output on SToCLK. In the
event of an LOS condition, the multiplexer automatically selects the port’s PLLCLK reference to be output on
SToCLK, if the user had originally selected to use STiCLK as the source of SToCLK. In this way, even if the port’s
TDM input clock signal fails, the SToCLK signal is still valid. (
Note:
The port’s internal PLL goes into holdover mode
upon receiving the LOS indication.)
The user selects (via register bits) what type of clock is generated by the internal PLL. This clock may have one of
the following possible sources:
a synchronous clock generated using the port’s STiCLK input reference (in Line Clocking mode)
a synchronous clock generated using a network reference (in Network mode)
the SRTS-recovered clock for the port (in SRTS mode)
the clock generated using Adaptive Clock Recovery methods for the port (in Adaptive mode).
More information about the PLL implementation can be found in Section 4.7.2.7, “Internal Digital PLL Sub-Module,”
on page 103.
Operation in TDM Backplane Mode
When operating in TDM backplane mode, there are two signals which are exchanged between the backplane and
the MT90520 device: F0 and C4M/C2M. These bidirectional signals (inputs when the MT90520 is slaved to the
backplane; outputs when the MT90520 is the backplane master) are generated only once per device. Unlike the
per-port clock and framing signals, these signals are directed into the Clock Management module from the external
pins. These signals are then transferred to the TDM bus module.
If the MT90520 is operating in slave mode, the C4M/C2M signal is routed to the TDM bus module, where it is used
as both the sample and drive clock for each of the DS1/E1 ports. The F0 signal from the external pin is transmitted,
unchanged, to the TDM bus module.
When operating in master mode, the Clock Management module generates both the C4M/C2M signal and the F0
signal. These signals are transmitted to external device pins as well as to the TDM bus module. The C4M/C2M
signal is generated from a common TDM line rate clock, as explained in Section below. The internal frame pulse
signal, F0, is generated as a divided-down version of the C4M/C2M clock. The frame pulse signal is configured to a
user-programmable format (either an ST-BUS or Generic frame pulse) prior to being output to both the TDM bus
module and the F0 pin.
Common Clock Source Generation
An additional function of the circuitry shown in Figure 34 is the generation of a common TDM line rate clock for use
by all of the DS1/E1 ports of the MT90520 device when it is
not
in backplane mode. The user is able to select the
source for this signal (labelled as common TDM rate clock in Figure 34) as coming from either an internal or an
external reference. If an external reference is selected, the common clock is sourced from the TDM_CLK pin. On
the other hand, should the user not want to employ an external PLL, an internal reference may be selected. In this
case, the common clock comes from the PRI_REF reference signal. The PRI_REF signal, which is explained in
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT90520AG | 8-Port Primary Rate Circuit Emulation AAL1 SAR |
| MT9072 | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| MT9072AB | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| MT9072AV | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| MT90820 | Large Digital Switch |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT90520AG | 制造商:Microsemi Corporation 功能描述:ATM SAR 2.048MBPS 2.5V CBR 456BGA - Trays |
| MT90520AG2 | 制造商:Microsemi Corporation 功能描述:ATM SAR 2.048MBPS 2.5V CBR 456BGA - Trays 制造商:Zarlink Semiconductor Inc 功能描述:ATM SAR 2.048MBPS 2.5V CBR 456BGA - Trays |
| MT90528 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:28-Port Primary Rate Circuit Emulation AAL1 SAR |
| MT90528AG | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:28-Port Primary Rate Circuit Emulation AAL1 SAR |
| MT90528AG2 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:28-Port Primary Rate Circuit Emulation AAL1 SAR |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。