參數(shù)資料
型號: ORSO42G5-2BM484I
廠商: Lattice Semiconductor Corporation
文件頁數(shù): 112/153頁
文件大?。?/td> 0K
描述: IC FPSC TRANSCEIVER 4CH 484-BGA
產(chǎn)品變化通告: Product Discontinuation 01/Aug/2011
標(biāo)準(zhǔn)包裝: 60
系列: *
Lattice Semiconductor
ORCA ORSO42G5 and ORSO82G5 Data Sheet
61
Table 11. TX FPGA/Core Interface Signaling – ORSO42G5
Signal Description for TX Path (FPGA to SERDES Core) – ORSO82G5
Signals are divided across 8 channels with 40 signals per channel. TXDxx[39:0] is the set of 40 signals for a
channel xx.
The data signals multiplexing scheme is similar to the one used for the RXD signals. However, the status signals
multiplexing is different. Please refer to Table 12 for the detailed description of the TXD multiplexing scheme.
For all channels the TXDxx[39:33] signals are not used.
Table 12 summarizes the signals at the FPGA/Core interface in the transmit direction.
TXDAC
SONET Mode
OPC2 A2 Mode
[39:33]
32
DINAC_FP
[31:21]
DINAC[31:21]
20
DINAC[20]
OPC2_A2_CELLVALID
[19:0]
DINAC[19:0]
OPC2_A2[39:20]
TXDAD
SONET Mode
OPC2 A2 Mode
[39:33]
32
DINAD_FP
[31:21]
DINAD[31:21]
20
DINAD[20]
[19:0]
DINAD[19:0]
OPC2_A2[19:0]
Table 12. TX FPGA/Core Interface Signaling – ORSO82G5
TXDAA
SONET Mode
OPC2 A1 Mode
OPC8 Mode
[39:33]
32
DINAA_FP
[31:21]
DINAA[31:21]
20
DINAA[20]
OPC2_A1_CELLVALID
[19:0]
DINAA[19:0]
OPC2_A1[39:20]
OPC8[159:140]
TXDAB
SONET Mode
OPC2 A1 Mode
OPC8 Mode
[39:33]
32
DINAB_FP
[31:20]
DINAB[31:20]
[19:0]
DINAB[19:0]]
OPC2_A1[19:0]]
OPC8[139:120]]
TXDAC
SONET Mode
OPC2 A2 Mode
OPC8 Mode
[39:33]
32
DINAC_FP
[31:21]
DINAC[31:21]
20
DINAC[20]
OPC2_A2_CELLVALID
[19:0]
DINAC[19:0]
OPC2_A2[39:20]
OPC8[119:100]
TXDAD
SONET Mode
OPC2 A2 Mode
OPC8 Mode
相關(guān)PDF資料
PDF描述
PIC32MX575F512L-80I/BG IC MCU 32BIT 512KB FLASH 121XBGA
ORSO42G5-1BM484I IC FPSC TRANSCEIVER 4CH 484-BGA
PIC18F4682-I/ML IC PIC MCU FLASH 40KX16 44QFN
ORT8850L-2BMN680I IC TRANCEIVERS FPSC 680FPGAM
ORT8850L-1BMN680C IC TRANCEIVERS FPSC 680FPGAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ORSO42G5-2BMN484C 功能描述:FPGA - 現(xiàn)場可編程門陣列 10368 LUT 204 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
ORSO42G5-2BMN484I 功能描述:FPGA - 現(xiàn)場可編程門陣列 10368 LUT 204 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
ORSO42G5-3BM484C 功能描述:FPGA - 現(xiàn)場可編程門陣列 10368 LUT 204 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
ORSO42G5-3BMN484C 功能描述:FPGA - 現(xiàn)場可編程門陣列 10368 LUT 204 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
ORSO42G5-EV 功能描述:可編程邏輯 IC 開發(fā)工具 Eval Brd ORSO42G5 RoHS:否 制造商:Altera Corporation 產(chǎn)品:Development Kits 類型:FPGA 工具用于評估:5CEFA7F3 接口類型: 工作電源電壓: