- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11731 > ORSO42G5-2BM484I (Lattice Semiconductor Corporation)IC FPSC TRANSCEIVER 4CH 484-BGA PDF資料下載
參數(shù)資料
| 型號(hào)： | ORSO42G5-2BM484I |
| 廠商： | Lattice Semiconductor Corporation |
| 文件頁(yè)數(shù)： | 78/153頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC FPSC TRANSCEIVER 4CH 484-BGA |
| 產(chǎn)品變化通告： | Product Discontinuation 01/Aug/2011 |
| 標(biāo)準(zhǔn)包裝： | 60 |
| 系列： | * |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)當(dāng)前第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)
Lattice Semiconductor
ORCA ORSO42G5 and ORSO82G5 Data Sheet
30
– E1 - Section order wire byte - This byte carries local orderwire information, which provides for a 64 Kbps
voice channel between two Section Termination Equipment (STE) devices.
– F1 - Section user channel byte - This byte provides a 64 Kbits/s user channel which can be used in a propri-
etary fashion.
– D1, D2, D3 - Section Data Communications Channel (SDCC) bytes - These bytes provide a 192 Kbits/s
channel for transmission of information across STEs. This information could be for control and conguration,
status monitoring, alarms, network administration data etc.
Line Overhead Bytes:
– H1, H2 - STS Payload Pointers (H1 and H2) - These bytes are used to locate the start of the SPE in a
SONET frame. These two bytes contain the offset value, in bytes, between the pointer bytes and the start of
the SPE. These bytes are used for all the STS-1 signals contained in an STS-N signal to indicate the individ-
ual starting positions of the SPEs. They bytes also contain justication indications, concatenation indications
and path alarm indication (AIS-P).
– H3 - Pointer Action Byte (H3) - This byte is used during frequency justications. When a negative justication
is performed, one extra payload byte is inserted into the SONET frame. The H3 byte is used to hold this extra
byte and is hence called the pointer action byte. When justication is not being performed, this byte contains
a default value of 0x00.
– B2 - Line Bit-Interleaved Parity code (BIP-8) byte - This byte carries the parity information which is used to
check for transmission errors in a line. This is a even parity computed over all the bytes of the frame, except
section overhead bytes, before scrambling. The computed parity value is transmitted in the next frame in the
B2 position. This byte is dened for all the STS-1signals in an STS-N signal.
– K1, K2 - Automatic Protection Switching (APS channel) bytes - These bytes carry the APS information. They
are used for implementing automatic protection switching and for transmitting the line Alarm Indication Sig-
nal (AIS-L) and the Remote Defect Indication (RDI-L) signal.
– D4 to D12 - Line Data Communications Channel (DCC) bytes - These bytes provide a 576 Kbps channel for
transmission of information.
– S1- Synchronization Status - This byte carries the synchronization status of the network element. It is
located in the rst STS-1 of an STS-N. Bits 5 through 8 of this byte carry the synchronization status.
– Z1 - Growth - This byte is located in the second through Nth STS-1s of an STS-N and are allocated for future
growth. An STS-1 signal does not contain a Z1 byte.
– M0 - STS-1 REI-L - This byte is dened only for STS-1 signals and is used to convey the Line Remote Error
Indication (REI-L). The REI-L is the count of the number of B2 parity errors detected by an LTE and is trans-
mitted to its peer LTE as feedback information. Bits 5 through 8 of this byte are used for this function.
– E2 - Orderwire byte - This byte carries for line orderwire information.
SONET Mode Transmit Path
The transmit block performs the following functions in SONET mode:
A1 and A2 insertion and optional corruption
BIP-8 parity calculation, B1 byte insertion and optional corruption. (B1 byte is inverted.)
Performs RDI insertion (K2 byte is set to “0000 0110”).
Scrambling of outgoing data with optional scrambler disabling.
In either STS-192 or STS-48 mode, each link operates at an STS-48 rate.
TX Frame Processor
The Tx_Frame_Processor (TFP) block is the primary data processing block in the both SONET mode and cell
mode. It organizes the cell data into a SONET frame before sending it to the SERDES. The TFP is on the TSY-
CLKxx clock domain (77.76 MHz). In SONET mode, the 32-bit data comes from the FPGA interface. (In cell mode
the data comes from the cell processing block as described in the cell mode section) The TFP block contains three
major sub-blocks: payload block, TOH block and scrambler block. The interfaces for the TFP block are shown in
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PIC32MX575F512L-80I/BG | IC MCU 32BIT 512KB FLASH 121XBGA |
| ORSO42G5-1BM484I | IC FPSC TRANSCEIVER 4CH 484-BGA |
| PIC18F4682-I/ML | IC PIC MCU FLASH 40KX16 44QFN |
| ORT8850L-2BMN680I | IC TRANCEIVERS FPSC 680FPGAM |
| ORT8850L-1BMN680C | IC TRANCEIVERS FPSC 680FPGAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ORSO42G5-2BMN484C | 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門陣列 10368 LUT 204 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256 |
| ORSO42G5-2BMN484I | 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門陣列 10368 LUT 204 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256 |
| ORSO42G5-3BM484C | 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門陣列 10368 LUT 204 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256 |
| ORSO42G5-3BMN484C | 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門陣列 10368 LUT 204 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256 |
| ORSO42G5-EV | 功能描述:可編程邏輯 IC 開發(fā)工具 Eval Brd ORSO42G5 RoHS:否 制造商:Altera Corporation 產(chǎn)品:Development Kits 類型:FPGA 工具用于評(píng)估:5CEFA7F3 接口類型: 工作電源電壓: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。