參數(shù)資料
型號： ORSO42G5-2BM484I
廠商： Lattice Semiconductor Corporation
文件頁數(shù)： 149/153頁
文件大?。?/td> 0K
描述： IC FPSC TRANSCEIVER 4CH 484-BGA
產(chǎn)品變化通告： Product Discontinuation 01/Aug/2011
標準包裝： 60
系列： *
Lattice Semiconductor
ORCA ORSO42G5 and ORSO82G5 Data Sheet
95
Table 34. Per-Channel Control Register Descriptions – ORSO82G5
(0x)
Absolute
Address
Bit
Name
Reset
Value
(0x)
Description
Mode
30800 - AA
30810 - AB
30820 - AC
30830 - AD
30900 - BA
30910 - BB
30920 - BC
30930 - BD
[0:4]
RSVD
00
Reserved
—
[5]
CELL_ALIGN_ERR_EN_xx
‘1’ = Alarm enabled for CELL_ALIGN_ERR_xx
Cell
[6]
TX_URUN_ERR_EN_xx
‘1’ = Alarm enabled for TX_URUN_ERR_xx
Cell
[7]
TX_ORUN_ERR_EN_xx
‘1’ = Alarm enabled for TX_ORUN_ERR_xx
Cell
30801 - AA
30811 - AB
30821 - AC
30831 - AD
30901 - BA
30911 - BB
30921 - BC
30931 - BD
[0]
RSVD
00
Reserved
—
[1]
OOF_EN_xx
‘1’ = Alarm enabled for OOF_xx
Both
[2]
EX_SEQ_ERR_EN_xx
‘1’ = Alarm enabled for EX_SEQ_ERR _xx
Cell
[3]
SEQ_ERR_EN_xx
‘1’ = Alarm enabled for SEQ_ERR _xx
Cell
[4]
CELL_BIP_ERR_EN_xx
‘1’ = Alarm enabled for CELL_BIP_ERR_xx
Cell
[5]
B1_ERR_EN_xx
‘1’ = Alarm enabled for B1_ERR_xx
Both
[6]
RX_FIFO_OVRUN_EN_xx
‘1’ = Alarm enabled for RX_FIFO_OVRUN_xx
Cell
[7]
RDI_EN_xx
’1’ = Alarm enabled for RDI_xx
Both
30802 - AA
30812 - AB
30822 - AC
30832 - AD
30902 - BA
30912 - BB
30922 - BC
30932 - BD
[0]
ENABLE_JUST_xx
00
ENABLE_JUST_xx =1 causes the core to inter-
pret pointer bytes for positive or negative justi-
cation
SONET
[1]
FMPU_STR_EN_xx
FMPU_STR_EN_xx = 1 enables a channel for
alignment within a multi-channel alignment
group
SONET
[2:3]
FMPU_SYNMODE_xx
“00” - No channel alignment
“01” - Twin channel alignment
“10” - 4 channel alignment
“11 - By-8 alignment
SONET
[4]
DSCR_INH_xx
Descrambling Inhibit, DSCR_INH = 1 inhibits
descrambling (in the Rx direction) and scram-
bling (in the Tx direction). When inhibiting the
scrambler and descrambler the AUTO_B1_xx
calculated and checked B1 value will always be
incorrect.
Both
[5]
FFRM_EN_xx
Fast Frame Enable, FFRM_EN=1 enables the
fast frame mode.
Both
[6]
AIS_ON_xx
Alarm Indication Signal (control), AIS_ON =1
forces AIS-L insertion.
Both
[7]
AIS_ON_OOF_xx
Alarm Indication Signal on Out of Frame,
AIS_ON_OOF =1 forces AIS-L insertion during
OOF =1.
Both
相關(guān)PDF資料
PDF描述
PIC32MX575F512L-80I/BG IC MCU 32BIT 512KB FLASH 121XBGA
ORSO42G5-1BM484I IC FPSC TRANSCEIVER 4CH 484-BGA
PIC18F4682-I/ML IC PIC MCU FLASH 40KX16 44QFN
ORT8850L-2BMN680I IC TRANCEIVERS FPSC 680FPGAM
ORT8850L-1BMN680C IC TRANCEIVERS FPSC 680FPGAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ORSO42G5-2BMN484C 功能描述:FPGA - 現(xiàn)場可編程門陣列 10368 LUT 204 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
ORSO42G5-2BMN484I 功能描述:FPGA - 現(xiàn)場可編程門陣列 10368 LUT 204 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
ORSO42G5-3BM484C 功能描述:FPGA - 現(xiàn)場可編程門陣列 10368 LUT 204 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
ORSO42G5-3BMN484C 功能描述:FPGA - 現(xiàn)場可編程門陣列 10368 LUT 204 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
ORSO42G5-EV 功能描述:可編程邏輯 IC 開發(fā)工具 Eval Brd ORSO42G5 RoHS:否 制造商:Altera Corporation 產(chǎn)品:Development Kits 類型:FPGA 工具用于評估:5CEFA7F3 接口類型: 工作電源電壓:
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*