<nobr id="99jq1"><form id="99jq1"></form></nobr>
    參數(shù)資料
    型號(hào): pentium II xeon processor
    廠商: Intel Corp.
    英文描述: pentium II xeon processor at 400 and 450 MHZ(工作頻率400和450兆赫茲奔II處理器)
    中文描述: 奔騰II至強(qiáng)處理器400和450兆赫(工作頻率400和450兆赫茲奔二處理器)
    文件頁數(shù): 17/97頁
    文件大?。?/td> 978K
    代理商: PENTIUM II XEON PROCESSOR
    E
    PENTIUM II XEON PROCESSOR AT 400 AND 450 MHZ
    17
    12/15/98 5:14 PM 24377002.doc
    Table 3. Pentium
    II Xeon Processor System Pin Groups
    Group Name
    Signals
    AGTL+ Input
    BPRI#, BR[3:1]#
    1
    , DEFER#, RESET#, RS[2:0]#, RSP#, TRDY#
    AGTL+ Output
    PRDY#
    AGTL+ I/O
    A[35:03]#, ADS#, AERR#, AP[1:0]#, BERR#, BINIT#, BNR#, BP[3:2]#, BPM[1:0]#,
    BR0#
    1
    , D[63:00]#, DBSY#, DEP[7:0]#, DRDY#, FRCERR, HIT#, HITM#, LOCK#,
    REQ[4:0]#, RP#
    CMOS Input
    A20M#, FLUSH#, IGNNE#, INIT#, LINT0/INTR, LINT1/NMI, PREQ#, PWRGOOD
    2
    ,
    SMI#, SLP#
    2
    , STPCLK#
    CMOS Output
    FERR#, IERR#, THERMTRIP#
    2
    System Bus Clock
    BCLK
    APIC Clock
    PICCLK
    APIC I/O
    3
    PICD[1:0]
    TAP Input
    TCK, TDI, TMS, TRST#
    TAP Output
    3
    TDO
    SMBus Interface
    SMBDAT, SMBCLK, SMBALERT#, WP
    Power/Other
    4
    V
    CCCORE
    , V
    CCL2
    , V
    CCTAP
    , V
    CCSMBus,
    VID_L2[4:0], VID_CORE[4:0], V
    TT
    , V
    SS
    ,
    TEST_25_A62, TEST_VCC_CORE, TEST_VSS, PWR_EN[1:0]
    2
    , RESERVED_XXX,
    SA[2:0], SELFSB0
    NOTES:
    1.
    The BR0# pin is the only BREQ# signal that is bi-directional. The internal BREQ# signals are mapped onto BR# pins
    based on a processor’s agent ID. See Section 9.0. for more information.
    For information on these signals, see Section 9.0.
    These signals are specified for 2.5 V operation.
    V
    CCCORE
    is the power supply for the Pentium
    II Xeon processor core.
    V
    CCL2
    is the power supply for the L2 cache memory.
    VID_CORE[4:0], and VID_L2[4:0] pins are described in Table 2.
    V
    TT
    is used for the AGTL+ termination.
    V
    SS
    is system ground.
    V
    CCTAP
    is the TAP supply.
    V
    CCSMBus
    is the SM bus supply.
    Reserved pins must be left unconnected. Do not connect to each other.
    Test Pins are described in Section 2.6.
    Other signals are described in Section 9.0.
    2.
    3.
    4.
    相關(guān)PDF資料
    PDF描述
    Pentium III cpu with mobile Pentium III processor Mobile Module Connector 2 (MMC-2)(帶移動(dòng)模塊連接器2奔III處理器)
    pentium III CPU Pentium III Processor for the SC242 at 450MHz to 1.0GHz(SC242工作頻率450MHZ到1GHZ奔III處理器)
    pentium III processor 32 bit Processor Mobile Module(32 位帶移動(dòng)模塊處理器)
    Pentium OverDrive Processor Pentium OverDrive Processor With MMX Technology For Pentium Processor-Based System(帶MMX技術(shù)奔騰超速轉(zhuǎn)動(dòng)處理器)
    pentium pro processor Pentium Pro Processor with 1MB L2 Cache at 200MHZ(1兆比特L2高速緩存頻率200兆赫茲處理器)
    相關(guān)代理商/技術(shù)參數(shù)
    參數(shù)描述
    P-ENV568K3G3 制造商:Panasonic Industrial Company 功能描述:TUNER
    PEO14012 制造商:TE Connectivity 功能描述:RELAY SPCO 12VDC
    PEO14024 制造商:TE Connectivity 功能描述:RELAY SPCO 24VDC
    PEO96742 制造商:Delphi Corporation 功能描述:ASM TERM
    PEOODO3A 制造商:MACOM 制造商全稱:Tyco Electronics 功能描述:Versatile Power Entry Module with Small Footprint