參數(shù)資料
型號(hào): pentium II xeon processor
廠商: Intel Corp.
英文描述: pentium II xeon processor at 400 and 450 MHZ(工作頻率400和450兆赫茲奔II處理器)
中文描述: 奔騰II至強(qiáng)處理器400和450兆赫(工作頻率400和450兆赫茲奔二處理器)
文件頁(yè)數(shù): 81/97頁(yè)
文件大?。?/td> 978K
代理商: PENTIUM II XEON PROCESSOR
E
PENTIUM II XEON PROCESSOR AT 400 AND 450 MHZ
81
12/15/98 5:14 PM 24377002.doc
Table 43. Debug Port Pinout Description and Requirements
1
(Continued)
Name
Pin
Description
Specification Requirement
Notes
POWERON
9
Used by ITP to determine
when target system power is
ON and, once target system
is ON, enables all debug port
electrical interface activity.
From target V
TT
to ITP.
Add 1k
pull-up resistor (to
V
TT
)
If no power is applied, the ITP
will not drive any signals;
isolation provided using
isolation gates. Voltage
applied is internally used to
set AGTL+ threshold (or
reference) at 2/3 V
TT
.
TDO
10
Test data output signal from
last component in boundary
scan chain of MP cluster to
ITP; test output is read
serially.
Add 150
pull-up resistor (to
V
CCTAP
)
Design pull-ups to route
around empty processor
sockets (so resistors are not
in parallel)
Operates synchronously with
TCK. Each Pentium II Xeon
processor has a 25
driver.
DBINST#
11
Indicates to target system that
the ITP is installed.
Add ~10k
pull-up resistor
Not required if boundary scan
is not used in target system.
TRST#
12
Test reset signal from ITP to
MP cluster, used to reset TAP
logic.
Add ~680
pull-down
Asynchronous input signal.
To disable TAP reset if ITP
not installed.
BSEN#
14
Informs target system that
ITP is using boundary scan.
Not required if boundary scan
is not used in target system.
PREQ0#
16
PREQ0# signal, driven by
ITP, makes requests to P0 to
enter debug.
Add 150 to 330
pull-up
resistor (to V
CC2.5
)
PRDY0#
18
PRDY0# signal, driven by P0,
informs ITP that P0 is ready
for debug.
Terminate
2
signal properly at
the debug port
Debug port must be at the
end of the signal trace
Connected to high speed
comparator (biased at 2/3 of
the level found at the
POWERON pin) on the ITP
buffer board. Additional load
does not change timing
calculations for the processor
bus agents if routed properly.
PREQ1#
20
PREQ1# signal from ITP to
P1.
Add 150 to 330
pull-up
resistor (to V
CC2.5
)
PRDY1#
22
PRDY1# signal from P1 to
ITP.
Terminate
2
signal properly at
the debug port
Debug port must be at the
end of the signal trace
Connected to high speed
comparator (biased at 2/3 of
the level found at the
POWERON pin) on the ITP
buffer board. Additional load
does not change timing
calculations for the processor
bus agents.
PREQ2#
24
PREQ2# signal from ITP to
P2.
Add 150 to 330
pull-up
resistor (to V
CC2.5
)
PRDY2#
26
PRDY2# signal from ITP to
P2 .
Terminate
2
signal properly at
the debug port
Debug port must be at the
end of the signal trace
Connected to high speed
comparator (biased at 2/3 of
the level found at the
POWERON pin) on the ITP
buffer board. Additional load
does not change timing
calculations for the processor
相關(guān)PDF資料
PDF描述
Pentium III cpu with mobile Pentium III processor Mobile Module Connector 2 (MMC-2)(帶移動(dòng)模塊連接器2奔III處理器)
pentium III CPU Pentium III Processor for the SC242 at 450MHz to 1.0GHz(SC242工作頻率450MHZ到1GHZ奔III處理器)
pentium III processor 32 bit Processor Mobile Module(32 位帶移動(dòng)模塊處理器)
Pentium OverDrive Processor Pentium OverDrive Processor With MMX Technology For Pentium Processor-Based System(帶MMX技術(shù)奔騰超速轉(zhuǎn)動(dòng)處理器)
pentium pro processor Pentium Pro Processor with 1MB L2 Cache at 200MHZ(1兆比特L2高速緩存頻率200兆赫茲處理器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
P-ENV568K3G3 制造商:Panasonic Industrial Company 功能描述:TUNER
PEO14012 制造商:TE Connectivity 功能描述:RELAY SPCO 12VDC
PEO14024 制造商:TE Connectivity 功能描述:RELAY SPCO 24VDC
PEO96742 制造商:Delphi Corporation 功能描述:ASM TERM
PEOODO3A 制造商:MACOM 制造商全稱:Tyco Electronics 功能描述:Versatile Power Entry Module with Small Footprint