- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359439 > VT82C586B (Electronic Theatre Controls, Inc.) PCI INTEGRATED PERIPHERAL CONTROLLER PDF資料下載
參數(shù)資料
| 型號(hào)： | VT82C586B |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | PCI INTEGRATED PERIPHERAL CONTROLLER |
| 中文描述： | 整合的周邊控制器的PCI |
| 文件頁(yè)數(shù)： | 23/69頁(yè) |
| 文件大?。?/td> | 393K |
| 代理商： | VT82C586B |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)當(dāng)前第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)
9,$7HFKQRORJLHV,QF
VT82C586B
Revision 1.0
May 13, 1997
-
17-
Register Overview
PCI Function 1 Registers - IDE Controller
Configuration Space IDE Header Registers
Offset PCI Configuration Space Header
1-0
Vendor ID
3-2
Device ID
5-4
Command
7-6
Status
8
Revision ID
9
Programming Interface
A
Sub Class Code
B
Base Class Code
C
-reserved- (cache line size)
D
Latency Timer
E
Header Type
F
Built In Self Test (BIST)
13-10 Base Address - Pri Data / Command
17-14 Base Address - Pri Control / Status
1B-18 Base Address - Sec Data / Command
1F-1C Base Address - Sec Control / Status
23-20 Base Address - Bus Master Control
24-2F -reserved- (unassigned)
30-33 -reserved- (expan ROM base addr)
34-3B -reserved- (unassigned)
3C
Interrupt Line
3D
Interrupt Pin
3E
Minimum Grant
3F
Maximum Latency
Default
1106
0571
0080
0280
nn
85
01
01
00
00
00
00
000001F0 RO
000003F4 RO
00000170 RO
00000374 RO
0000CC01
RW
00
00
00
0E
00
00
00
Acc
RO
RO
RO
RW
RO
RW
RO
RO
—
RW
RO
RO
—
—
—
RW
RO
RO
RO
Configuration Space IDE-Specific Registers
Offset Configuration Space IDE Registers
40
Chip Enable
41
IDE Configuration
42
-reserved- (do not program)
43
FIFO Configuration
44
Miscellaneous Control 1
45
Miscellaneous Control 2
46
Miscellaneous Control 3
4B-48 Drive Timing Control
4C
Address Setup Time
4D
-reserved- (do not program)
4E
Sec Non-1F0 Port Access Timing
4F
Pri Non-1F0 Port Access Timing
53-50 UltraDMA33 Extd Timing Control
54-5F -reserved-
61-60 Primary Sector Size
62-67 -reserved-
69-68 Secondary Sector Size
70-FF -reserved-
Default
08
02
09
3A
68
00
C0
A8A8A8A8
RW
FF
00
FF
FF
03030303 RW
00
0200
00
0200
00
Acc
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
—
RW
—
RW
—
I/O Registers - IDE Controller
These registers are compliant with the SFF 8038 v1.0 standard.
Refer to that specification for additional information.
Offset IDE I/O Registers
0
Primary Channel Command
1
-reserved-
2
Primary Channel Status
3
-reserved-
4-7
Primary Channel PRD Table Addr
8
Secondary Channel Command
9
-reserved-
A
Secondary Channel Status
B
-reserved-
C-F
Secondary Channel PRD Table Addr
Default
00
00
00
00
00
00
00
00
00
00
Acc
RW
—
WC
—
RW
RW
—
WC
—
RW
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VT82C686A | PCI SUPER-I/O INTEGRATED PERIPHERAL CONTROLLER |
| vt82c693 | APOLLO PRO-PLUS |
| VT8371 | KX133 ATHLON NORTH BRIDGE |
| VT83A333 | |
| VT83A334 | |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| VT82C596 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MOBILE PCI INTEGRATED PERIPHERAL CONTROLLER |
| VT82C596A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MOBILE PCI INTEGRATED PERIPHERAL CONTROLLER |
| VT82C596B | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PCI INTEGRATED PERIPHERAL CONTROLLER |
| VT82C598MVP | 制造商:Via Technologies Inc 功能描述:SYSTEM CONTROLLER, 476 Pin, BGA |
| VT82C686A | 制造商:VIA TECH 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。