- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359439 > VT82C586B (Electronic Theatre Controls, Inc.) PCI INTEGRATED PERIPHERAL CONTROLLER PDF資料下載
參數(shù)資料
| 型號： | VT82C586B |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | PCI INTEGRATED PERIPHERAL CONTROLLER |
| 中文描述： | 整合的周邊控制器的PCI |
| 文件頁數(shù)： | 25/69頁 |
| 文件大?。?/td> | 393K |
| 代理商： | VT82C586B |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當前第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁
9,$7HFKQRORJLHV,QF
VT82C586B
Revision 1.0
May 13, 1997
-
19-
Register Overview
PCI Function 3 Registers - Power Management
Configuration Space Power Management Header Registers
Offset PCI Configuration Space Header
1-0
Vendor ID
3-2
Device ID
5-4
Command
7-6
Status
8
Revision ID
9
Programming Interface
A
Sub Class Code
B
Base Class Code
C
Cache Line Size
D
Latency Timer
E
Header Type
F
BIST
10-3F -reserved-
The default values for these registers may be changed by
writing to offsets 61-63h (see below).
Default
1106
3040
0000
0280
nn
00
00
00
00
00
00
00
00
Acc
RO
RO
RO
WC
RO
RO
RO
RO
RO
RO
RO
RO
—
Configuration Space Power Management-Specific Registers
Offset Power Management
40
Pin Configuration
41
General Configuration
42
SCI Interrupt Configuration
43
-reserved-
45-44 Primary Interrupt Channel
47-46 Secondary Interrupt Channel
4B-48 I/O Base Address (256 Bytes)
4F-4C -reserved-
53-50 GP Timer Control
54-60 -reserved-
61
Write value for Offset 9 (Prog Intfc)
62
Write value for Offset A (Sub Class)
63
Write value for Offset B (Base Class)
64-FF -reserved-
Default
00
00
00
00
0000
0000
0000 0001 RW
00
0000 0000 RW
00
00
00
00
00
Acc
RW
RW
RW
—
RW
RW
—
—
WO
WO
WO
—
I/O Space Power Management- Registers
Offset Basic Control / Status Registers
1-0
Power Management Status
3-2
Power Management Enable
5-4
Power Management Control
7-6
-reserved-
B-8
Power Management Timer
F-C
-reserved-
Offset Processor Registers
13-10 Processor Control
14
Processor LVL2
15
Processor LVL3
1F-16 -reserved-
Offset General Purpose Registers
21-20 General Purpose Status
23-22 General Purpose SCI Enable
25-24 General Purpose SMI Enable
27-26 General Purpose Power Supply Ctrl
Offset Generic Registers
29-28 Global Status
2B-2A Global Enable
2D-2C Global Control
2E
-reserved-
2F
SMI Command
33-30 Primary Activity Detect Status
37-34 Primary Activity Detect Enable
3B-38 GP Timer Reload Enable
3F-3C -reserved-
Offset General Purpose I/O Registers
41-40 GPIO Direction Control
43-42 GPIO Port Output Value
45-44 GPIO Port Input Value
47-46 GPO Port Output Value
49-48 GPI Port Input Value
FF-4A -reserved-
Default
0000
0000
0000
00
0000 0000 RW
00
Default
0000 0000 RW
00
00
00
Default
0000
0000
0000
0200
Default
0000
0000
00
00
00
0000 0000
WC
0000 0000 RW
0000 0000 RW
00
Default
0000
0000
input
0000
input
00
Acc
WC
RW
RW
—
—
Acc
RO
RO
—
Acc
WC
RW
RW
RW
Acc
WC
RW
RW
—
RW
—
Acc
RW
RW
RO
RW
RO
—
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VT82C686A | PCI SUPER-I/O INTEGRATED PERIPHERAL CONTROLLER |
| vt82c693 | APOLLO PRO-PLUS |
| VT8371 | KX133 ATHLON NORTH BRIDGE |
| VT83A333 | |
| VT83A334 | |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| VT82C596 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MOBILE PCI INTEGRATED PERIPHERAL CONTROLLER |
| VT82C596A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MOBILE PCI INTEGRATED PERIPHERAL CONTROLLER |
| VT82C596B | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PCI INTEGRATED PERIPHERAL CONTROLLER |
| VT82C598MVP | 制造商:Via Technologies Inc 功能描述:SYSTEM CONTROLLER, 476 Pin, BGA |
| VT82C686A | 制造商:VIA TECH 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。