參數資料
型號: VT82C586B
廠商: Electronic Theatre Controls, Inc.
英文描述: PCI INTEGRATED PERIPHERAL CONTROLLER
中文描述: 整合的周邊控制器的PCI
文件頁數: 40/69頁
文件大?。?/td> 393K
代理商: VT82C586B
9,$7HFKQRORJLHV,QF
VT82C586B
Revision 1.0
May 13, 1997
-
34-
Register Descriptions
Offset 13-10 - Pri Data / Command Base Address.......... RW
S
pecifies an 8 byte I/O address space.
31-16 Reserved
15-3 Port Address
.......................................default=01F0h
2-0
Fixed at 001b
..................................................... fixed
..........................................always read 0
Offset 17-14 - Pri Control / Status Base Address............ RW
Specifies a 4 byte I/O address space of which only the third
byte is active (i.e., 3F6h for the default base address of 3F4h).
31-16 Reserved
15-2 Port Address
.......................................default=03F4h
1-0
Fixed at 01b
....................................................... fixed
..........................................always read 0
Offset 1B-18 - Sec Data / Command Base Address ........ RW
S
pecifies an 8 byte I/O address space.
31-16 Reserved
15-3 Port Address
...................................... default=0170h
2-0
Fixed at 001b
..................................................... fixed
..........................................always read 0
Offset 1F-1C - Sec Control / Status Base Address ......... RW
Specifies a 4 byte I/O address space of which only the third
byte is active (i.e., 376h for the default base address of 374h).
31-16 Reserved
15-2 Port Address
...................................... default=0374h
1-0
Fixed at 01b
....................................................... fixed
..........................................always read 0
Offset 23-20 - Bus Master Control Regs Base Address . RW
Specifies a 16 byte I/O address space compliant with the
SFF-
8038
i
rev 1.0
specification.
31-16 Reserved
15-4 Port Address
.......................................default=CC0h
3-0
Fixed at 0001b
.................................................. fixed
..........................................always read 0
Offset 3C - Interrupt Line (0Eh) ..................................... RW
Offset 3D - Interrupt Pin (00h) ........................................ RO
7-0
Interrupt Routing Mode
00h Legacy mode interrupt routing...............default
01h Native mode interrupt routing
Offset 3E - Min Gnt (00h) ................................................. RO
Offset 3F - Max Latency (00h).......................................... RO
相關PDF資料
PDF描述
VT82C686A PCI SUPER-I/O INTEGRATED PERIPHERAL CONTROLLER
vt82c693 APOLLO PRO-PLUS
VT8371 KX133 ATHLON NORTH BRIDGE
VT83A333
VT83A334
相關代理商/技術參數
參數描述
VT82C596 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MOBILE PCI INTEGRATED PERIPHERAL CONTROLLER
VT82C596A 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MOBILE PCI INTEGRATED PERIPHERAL CONTROLLER
VT82C596B 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PCI INTEGRATED PERIPHERAL CONTROLLER
VT82C598MVP 制造商:Via Technologies Inc 功能描述:SYSTEM CONTROLLER, 476 Pin, BGA
VT82C686A 制造商:VIA TECH 功能描述: