參數(shù)資料
型號(hào)： VT82C586B
廠商： Electronic Theatre Controls, Inc.
英文描述： PCI INTEGRATED PERIPHERAL CONTROLLER
中文描述： 整合的周邊控制器的PCI
文件頁(yè)數(shù)： 31/69頁(yè)
文件大?。?/td> 393K
代理商： VT82C586B
9,$7HFKQRORJLHV,QF
VT82C586B
Revision 1.0
May 13, 1997
-
25-
Register Descriptions
Interrupt Controller Registers
Ports 20-21 - Master Interrupt Controller
The Master Interrupt Controller controls system interrupt
channels 0-7. Two registers control the Master Interrupt
Controller. They are:
I/O Address Bits 15-0
Register Name
0000 0000 001x xxx0
Master Interrupt Control
0000 0000 001x xxx1
Master Interrupt Mask
RW
RW
Note that not all bits of the address are decoded.
The Master Interrupt Controller is compatible with the Intel
8259 Interrupt Controller chip. Detailed descriptions of 8259
Interrupt Controller operation can be obtained from the Intel
Peripheral Components Data Book and numerous other
industry publications.
Ports A0-A1 - Slave Interrupt Controller
The Slave Interrupt Controller controls system interrupt
channels 8-15. The slave system interrupt controller also
occupies two register locations:
I/O Address Bits 15-0
Register Name
0000 0000 101x xxx0
Slave Interrupt Control
0000 0000 101x xxx1
Slave Interrupt Mask
RW
RW
Note that not all address bits are decoded.
The Slave Interrupt Controller is compatible with the Intel
8259 Interrupt Controller chip. Detailed descriptions of 8259
Interrupt Controller operation can be obtained from the Intel
Peripheral Components Data Book and numerous other
industry publications.
Interrupt Controller Shadow Registers
The following shadow registers are enabled by setting bit 4 of
Rx47 to 1 (offset 47h in the PCI-ISA Bridge function 0
register group). If the shadow registers are enabled, they are
read back at the indicated I/O port instead of the standard
interrupt controller registers (writes to the interrupt controller
register ports are directed to the standard interrupt controller
registers).
Port 20 - Master Interrupt Control Shadow ................... RO
7-5
Reserved
........................................always reads 0
4
OCW3 bit 5
3
OCW2 bit 7
2
ICW4 bit 4
1
ICW4 bit 1
0
ICW1 bit 3
Port 21 - Master Interrupt Mask Shadow ....................... RO
7-5
Reserved
........................................always reads 0
4-0
T7-T3 of Interrupt Vector Address
Port A0 - Slave Interrupt Control Shadow ..................... RO
7-5
Reserved
........................................always reads 0
4
OCW3 bit 5
3
OCW2 bit 7
2
ICW4 bit 4
1
ICW4 bit 1
0
ICW1 bit 3
Port A1 - Slave Interrupt Mask Shadow ........................ RO
7-5
Reserved
........................................always reads 0
4-0
T7-T3 of Interrupt Vector Address
Timer / Counter Registers
Ports 40-43 - Timer / Counter Registers
There are 4 Timer / Counter registers:
I/O Address Bits 15-0
0000 0000 010x xx00
0000 0000 010x xx01
0000 0000 010x xx10
0000 0000 010x xx11
Register Name
Timer / Counter 0 Count
Timer / Counter 1 Count
Timer / Counter 2 Count
Timer / Counter Cmd Mode
RW
RW
RW
WO
Note that not all bits of the address are decoded.
The Timer / Counters are compatible with the Intel 8254
Timer / Counter chip. Detailed descriptions of 8254 Timer /
Counter operation can be obtained from the Intel Peripheral
Components Data Book and numerous other industry
publications.
相關(guān)PDF資料
PDF描述
VT82C686A PCI SUPER-I/O INTEGRATED PERIPHERAL CONTROLLER
vt82c693 APOLLO PRO-PLUS
VT8371 KX133 ATHLON NORTH BRIDGE
VT83A333
VT83A334
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
VT82C596 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MOBILE PCI INTEGRATED PERIPHERAL CONTROLLER
VT82C596A 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MOBILE PCI INTEGRATED PERIPHERAL CONTROLLER
VT82C596B 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PCI INTEGRATED PERIPHERAL CONTROLLER
VT82C598MVP 制造商:Via Technologies Inc 功能描述:SYSTEM CONTROLLER, 476 Pin, BGA
VT82C686A 制造商:VIA TECH 功能描述:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*