- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9673 > AD9547BCPZ (Analog Devices Inc)IC CLOCK GEN/SYNCHRONIZR 64LFCSP PDF資料下載
參數(shù)資料
| 型號： | AD9547BCPZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 30/104頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CLOCK GEN/SYNCHRONIZR 64LFCSP |
| 產(chǎn)品變化通告： | AD9547 Mask Change 20/Oct/2010 |
| 標準包裝： | 1 |
| 類型： | 時鐘/頻率發(fā)生器，同步器 |
| PLL： | 是 |
| 主要目的： | 以太網(wǎng)，SONET/SDH，Stratum |
| 輸入： | CMOS，LVDS，LVPECL |
| 輸出： | CMOS，LVDS，LVPECL |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 2:2 |
| 差分 - 輸入:輸出： | 是/是 |
| 頻率 - 最大： | 750kHz |
| 電源電壓： | 1.71 V ~ 3.465 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 64-VFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 64-LFCSP-VQ（9x9） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁當(dāng)前第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁
Data Sheet
AD9547
Rev. E | Page 31 of 104
A
ACTIVE
AA
ACTIVE
B
ACTIVE
A FAULTED
AA FAULTED
ALL VALID
INITIAL
STATE
A VALID
AA VALID
A VALID
AA VALID
INPUT
PRIORITY
PROMOTED
A0
0
AA
1
0
B2
1
BB
3
2
PRIORITY TABLE
COMMON
WITHOUT PROMOTION
WITH PROMOTION
08300-
011
Figure 34. Example of Priority Promotion
PROFILE
SELECTION
VALIDATION
LOGIC
PRIORITY
SELECTION
÷R
MONITORS
REF A/REF AA
REF B/REF BB
TDC
LOOP
CONTROLLER
……
…
0830
0-
01
2
Figure 35. Reference Clock Block Diagram
The promoted priority parameter allows the user to assign a higher
priority to a reference after it becomes the active reference. For
example, suppose that two references have a selection priority of 3
and a promoted priority of 1, and the remaining references have
a selection priority of 2 and a promoted priority of 2. Now, assume
that one of the Priority 3 references becomes active because all
of the Priority 2 references have failed. Sometime later, however,
a Priority 2 reference becomes valid. The switchover logic normally
attempts to automatically switch over to the Priority 2 reference
because it has higher priority than the presently active Priority 3
reference. However, because the Priority 3 reference is active, its
promoted priority of 1 is in effect. This is a higher priority than
the newly validated reference’s priority of 2, so the switchover does
not occur. This mechanism enables the user to give references
preferential treatment while they are selected as the active refer-
ence. An example of promoted vs. nonpromoted priority switching
appears in state diagram form in. Figure 35 shows a block diagram
of the interrelationship between the reference inputs, monitors,
validation logic, profile selection, and priority selection
functionality.
Phase Build-Out Reference Switching
Phase build-out reference switching is the term given to a ref-
erence switchover that completely masks any phase difference
between the previous reference and the new reference. That is,
there is virtually no phase change that can be detected at the
output when a phase build-out switchover occurs.
The AD9547 handles phase build-out switching based on whether
the new reference is a phase master. A phase master is any reference
with a selection priority value that is less than the phase master
threshold priority value (that is, higher priority). The phase master
threshold priority value resides in the phase build-out switching
register (Address 0x0507), and the selection priority resides in the
profile registers (Address 0x0600 to Address 0x07FF). By default,
the phase master threshold priority is 0; therefore, no references
can be phase masters until the user changes the phase master
threshold priority.
When the AD9547 switches from one reference to another, it
compares the selection priority value that is stored in the profile
that is assigned to the new reference with the phase master
threshold priority. The AD9547 performs a phase build-out
switchover only if the new reference is not a phase master.
Hitless Reference Switching (Phase Slew Control)
Hitless reference switching is the term given to a reference switch-
over that limits the rate of change of the phase of the output clock
while the PLL is in the process of acquiring phase lock. This
prevents the output frequency offset from becoming excessive.
The all-digital nature of the DPLL core (see the Digital Phase-
Locked Loop (DPLL) Core section) gives the user numerical
control of the rate at which phase changes occur at the DPLL
output. When enabled, a phase slew controller monitors the
phase difference between the feedback and reference inputs to the
DPLL. The phase slew controller can place a user specified limit on
the rate of change of phase, thus providing a mechanism for
hitless reference switching.
The user sets a limit on the rate of change of phase by storing
the appropriate value in the 16-bit phase slew rate limit register
(Address 0x0316 and Address 0x0317). The 16-bit word, which
represents units of ns/sec, puts an upper bound on the rate of
change of the phase at the output of the DPLL during a reference
switchover. A phase slew rate value of 0 (default) disables the
phase slew controller.
The accuracy of the phase slew controller depends on both the
phase slew limit value and the system clock frequency. Generally,
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| D38999/20MF11JN | CONN RCPT 11POS WALL MNT W/SCKT |
| AD9549ABCPZ | IC CLOCK GEN/SYNCHRONIZR 64LFCSP |
| ADN2814ACPZ | IC CLOCK/DATA RECOVERY 32LFCSP |
| SM802105UMG | IC SYNTHESIZER 2CH 24-QFN |
| SM802104UMG | IC SYNTHESIZER 2CH 24-QFN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9547BCPZ-REEL7 | 功能描述:IC CLOCK GEN/SYNCHRONIZR 64LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標準包裝:28 系列:- 類型:時鐘/頻率發(fā)生器 PLL:是 主要目的:Intel CPU 服務(wù)器 輸入:時鐘 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:3:22 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:64-TFSOP （0.240"，6.10mm 寬） 供應(yīng)商設(shè)備封裝:64-TSSOP 包裝:管件 |
| AD9548 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad/Octal Input Network Clock Generator/Synchronizer |
| AD9548/PCBZ | 功能描述:BOARD EVAL FOR AD9548 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標準包裝:1 系列:PSoC® 主要目的:電源管理，熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板，CD，電源 |
| AD9548/PCBZ | 制造商:Analog Devices 功能描述:Clock Generator Evaluation Board |
| AD9548BCPZ | 功能描述:IC CLOCK GEN/SYNCHRONIZR 88LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標準包裝:1 系列:- 類型:時鐘/頻率發(fā)生器，多路復(fù)用器 PLL:是 主要目的:存儲器，RDRAM 輸入:晶體 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:1:2 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:Digi-Reel® 其它名稱:296-6719-6 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。