參數(shù)資料
型號(hào)： AD9547BCPZ
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 35/104頁(yè)
文件大小： 0K
描述： IC CLOCK GEN/SYNCHRONIZR 64LFCSP
產(chǎn)品變化通告： AD9547 Mask Change 20/Oct/2010
標(biāo)準(zhǔn)包裝： 1
類(lèi)型： 時(shí)鐘/頻率發(fā)生器，同步器
PLL： 是
主要目的： 以太網(wǎng)，SONET/SDH，Stratum
輸入： CMOS，LVDS，LVPECL
輸出： CMOS，LVDS，LVPECL
電路數(shù)： 1
比率 - 輸入:輸出： 2:2
差分 - 輸入:輸出： 是/是
頻率 - 最大： 750kHz
電源電壓： 1.71 V ~ 3.465 V
工作溫度： -40°C ~ 85°C
安裝類(lèi)型： 表面貼裝
封裝/外殼： 64-VFQFN 裸露焊盤(pán)，CSP
供應(yīng)商設(shè)備封裝： 64-LFCSP-VQ（9x9）
包裝： 托盤(pán)
AD9547
Data Sheet
Rev. E | Page 36 of 104
Note that history accumulation timer = 0 should not be pro-
grammed because it may cause improper device operation.
The control logic performs a calculation of the average tuning
word during the TAVG interval and stores the result in the holdover
history register (Address 0x0D14 toAddress 0x0D19). Compu-
tation of the average for each TAVG intervalis independent of the
previous interval (that is, the average is a memoryless average as
opposed to a true moving average). In addition, at the end of each
TAVG interval, the device generates an internalstrobe pulse. The
strobe pulse sets the history updated bit in the IRQ monitor
register (assuming that the bit is enabled via the IRQ mask register).
Furthermore, the strobe pulse is available as an output signal via
the multifunction pins (see the Multifunction Pins (M0 to M7)
section).
History accumulation begins when the device switches to a new
reference. By default, the device clears any previous history when
it switches to a new reference. Furthermore, the user can clear
the tuning word history under software control using Bit 2 of
Register 0x0A03 or under hardware control via the multifunction
pins (see the Multifunction Pins (M0 to M7) section). However,
the user has the option of programming the device to retain
(rather than clear) the old history by setting the persistent
history bit (Register 0x031B, Bit 3).
When the tuning word history is nonexistent (that is, after
a power-up, reset, or switchover to a new reference with the
persistent history bit cleared), the device waits for the history
accumulation timer (TAVG) to expire before storing the first
history value in the holdover history register.
In cases where TAVG is quite large (4hours, for example), a
problem arises in that the first averaged result does not become
available until the full TAVG interval passes. Thus, it is possible
that as much as 4 hours can elapse before the first averaged
result is available. If the device must switch to holdover during
this time, a tuning word history is not available.
To alleviate this problem, the user can access the incremental
average bits in the history mode register (Register 0x031B,
Bits[2:0]). If the history has been cleared, this 3-bit value, K
(0 ≤ K ≤ 7), specifies the number of intermediate averages to take
during the first, and only the first, TAVG interval. When K = 0, no
intermediate averages are calculated; therefore, the first average
occurs after Interval TAVG (the default operating mode). However,
if K = 4, for example, four intermediate averages are taken during
the first TAVG interval.
These average computations occur at TAVG/16, TAVG/8, TAVG/4,
TAVG/2, and TAVG (note that the denominator exhibits a sequence
of powers of 2 beginning with TAVG/2K). The calculation of inter-
mediate averages occurs only during the first TAVG interval. All
subsequent average computations occur at evenly spaced
intervals of TAVG.
LOOP CONTROL STATE MACHINE
The loop control state machine is responsible for monitoring,
initiating, and sequencing changes to the DPLL loop. Generally,
it automatically controls the transition between input references
and the entry and exit of holdover mode. In controlling loop state
changes, the state machine also arbitrates the application of new
loop filter coefficients, divider settings, and phase detector offsets
based on the profile settings. The user can manually force the
device into holdover or free-run mode via the loop mode register
(Address 0x0A01), as well as force the selection of a specific
input reference.
Switchover
Switchover occurs when the loop controller switches directly
from one input reference to another. Functionally, the AD9547
handles a reference switchover by briefly entering holdover mode
then immediately recovering. During the switchover event,
however, the AD9547 preserves the status of the lock detectors
in order to avoid phantom unlock indications.
Holdover
The holdover state of the DPLL is an open-loopoperating mode;
that is, the device no longer operates as a closed-loop system.
Instead, the output frequency remains constant and is dependent
on the device programming and availability of the tuning word
history as explained in the following paragraphs.
If a tuning word history exists (see the Frequency Tuning Word
History section), the holdover frequency is the average frequency
just prior to entering the holdover state. If there is no tuning word
history, the holdover frequency depends on the state of the single
sample fallback bit in the history mode register (Register 0x031B,
Bit 4). If the single sample fallback bit is Logic 0, the holdover
frequency is the frequencydefined in the free-running frequency
tuning word register (Address 0x0300 to Address 0x0305). If the
single sample fallback bit is Logic 1, the holdover frequency is the
last instantaneous frequency output by the DDS just prior to the
device entering holdover mode (note that this is not the average
frequency prior to holdover).
The initial holdover frequency accuracy depends on the loop
bandwidth of the DPLL and the time elapsed to compute a tuning
word history. The longer the historical average, the more accurate
the initial holdover frequency (assuming a drift-free system clock).
Furthermore, the stability of the system clock establishes the
stability and long-term accuracy of the holdover output frequency.
Another consideration is the 48-bit frequency tuning resolution
of the DDS and its relationship to fractional frequency error, fO/fO.
O
S
O
f
49
2
=
In this equation, fS is the sample rate of the output DAC and fO
is the DDS output frequency. The worst-case scenariois maximum
fS (1 GHz) and minimum fO (62.5 MHz), which yields fO/fO =
2.8 × 1014, which is less than one part in ten trillion.
相關(guān)PDF資料
PDF描述
D38999/20MF11JN CONN RCPT 11POS WALL MNT W/SCKT
AD9549ABCPZ IC CLOCK GEN/SYNCHRONIZR 64LFCSP
ADN2814ACPZ IC CLOCK/DATA RECOVERY 32LFCSP
SM802105UMG IC SYNTHESIZER 2CH 24-QFN
SM802104UMG IC SYNTHESIZER 2CH 24-QFN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9547BCPZ-REEL7 功能描述:IC CLOCK GEN/SYNCHRONIZR 64LFCSP RoHS:是 類(lèi)別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專(zhuān)用 系列:- 標(biāo)準(zhǔn)包裝:28 系列:- 類(lèi)型:時(shí)鐘/頻率發(fā)生器 PLL:是 主要目的:Intel CPU 服務(wù)器 輸入:時(shí)鐘 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:3:22 差分 - 輸入:輸出:無(wú)/是 頻率 - 最大:400MHz 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:64-TFSOP （0.240"，6.10mm 寬） 供應(yīng)商設(shè)備封裝:64-TSSOP 包裝:管件
AD9548 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Quad/Octal Input Network Clock Generator/Synchronizer
AD9548/PCBZ 功能描述:BOARD EVAL FOR AD9548 RoHS:是 類(lèi)別:編程器，開(kāi)發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:PSoC® 主要目的:電源管理，熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板，CD，電源
AD9548/PCBZ 制造商:Analog Devices 功能描述:Clock Generator Evaluation Board
AD9548BCPZ 功能描述:IC CLOCK GEN/SYNCHRONIZR 88LFCSP RoHS:是 類(lèi)別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專(zhuān)用 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 類(lèi)型:時(shí)鐘/頻率發(fā)生器，多路復(fù)用器 PLL:是 主要目的:存儲(chǔ)器，RDRAM 輸入:晶體 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:1:2 差分 - 輸入:輸出:無(wú)/是 頻率 - 最大:400MHz 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:Digi-Reel® 其它名稱(chēng):296-6719-6
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*