- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9673 > AD9547BCPZ (Analog Devices Inc)IC CLOCK GEN/SYNCHRONIZR 64LFCSP PDF資料下載
參數(shù)資料
| 型號： | AD9547BCPZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 31/104頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CLOCK GEN/SYNCHRONIZR 64LFCSP |
| 產(chǎn)品變化通告： | AD9547 Mask Change 20/Oct/2010 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 類型： | 時鐘/頻率發(fā)生器，同步器 |
| PLL： | 是 |
| 主要目的： | 以太網(wǎng)，SONET/SDH，Stratum |
| 輸入： | CMOS，LVDS，LVPECL |
| 輸出： | CMOS，LVDS，LVPECL |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 2:2 |
| 差分 - 輸入:輸出： | 是/是 |
| 頻率 - 最大： | 750kHz |
| 電源電壓： | 1.71 V ~ 3.465 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 64-VFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 64-LFCSP-VQ（9x9） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁當(dāng)前第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁
AD9547
Data Sheet
Rev. E | Page 32 of 104
an increase in the phase slew rate limit value or a decrease in
the system clock frequency tends to reduce the error. Therefore,
the accuracy is best for the largest phase slew rate limit value and
the lowest system clock frequency. For example, assuming the
use of a 1 GHz system clock, a phase slew rate limit value of
315 ns/sec (or more) ensures an error of <10%, whereas a phase
slew rate limit value above ~3100 ns/sec ensures an error of <1%.
On the other hand, assuming the use of a 500 MHz system clock,
the same phase slew rate limit values ensure an error of <5% or
0.5%, respectively.
DIGITAL PHASE-LOCKED LOOP (DPLL) CORE
DPLL Overview
A diagram of the digital PLL core of the AD9547 appears in
Figure 36. The phase/frequency detector, feedback path, lock
detectors, phase offset, and phase slew rate limiting that make
up this second-generation DPLL are all digital implementations.
R + 1
REF A
TDC
AND
PFD
DIGITAL
LOOP
FILTER
DDS/
DAC
DACOUT
CLOSED-LOOP
PHASE OFFSET
PHASE SLEW
LIMIT
LOCK
DETECT
REF BB
DPPL CORE
2
fREF
fTDC
fDDS
S + 1 + U/V
08300-
0
13
Figure 36. Digital PLL Core
The start of the DPLL signal chain is the reference signal, fREF,
which is the frequency of the reference input. A reference
prescaler reduces the frequency of this signal by an integer
factor, R + 1, where R is the 30-bit value stored in the profile
register and 0 ≤ R ≤ 1,073,741,823. Therefore, the frequency at
the output of the R divider (or the input to the time-to-digital
converter (TDC)) is
1
R
f
REF
TDC
The TDC samples the output of the R divider. The TDC/PFD
produces a time series of digital words and delivers them to the
digital loop filter. The digital loop filter offers the following
advantages:
Determination of the filter response by numeric
coefficients rather than by discrete component values
Absence of analog components (R/L/C), which eliminates
tolerance variations due to aging
Absence of thermal noise associated with analog
components
Absence of control node leakage current associated with
analog components (a source of reference feed-through
spurs in the output spectrum of a traditional analog PLL)
The digital loop filter produces a time series of digital words
at its output and delivers them to the frequency tuning input of
a direct digital synthesizer (DDS), with the DDS replacing the
function of the VCO in an analog PLL. The digital words from
the loop filter tend to steer the DDS frequency toward frequency
and phase lock with the input signal (fTDC). The DDS provides
an analog output signal via an integrated DAC, effectively
mimicking the operation of an analog VCO.
The DPLL includes a feedback divider that causes the DDS to
operate at an integer-plus-fractional multiple (S + 1 + U/V) of
fTDC. S is the 20-bit value stored in the profile register and has a
range of 7 ≤ S ≤ 1,048,576. U and V are the 10-bit numerator
and denominator values of the optional fractional divide
component, also stored in the profile register. Together they
establish the nominal DDS frequency (fDDS), given by
V
U
S
R
f
REF
DDS
1
Normally, fractional-N designs exhibit distinctive phase noise
and spurious artifacts resulting from the modulation of the
integer divider based on the fractional value. This is not the
case for the AD9547 because it uses a purely digital means to
determine phase errors. Because the phase errors incurred by
modulating the feedback divider are deterministic, it is possible
to compensate for them digitally. The result is a fractional-N
PLL with no discernible modulation artifacts.
Time-to-Digital Converter (TDC)/Phase Frequency
Detector (PFD)
The TDC is a highly integrated functional block that incorporates
both analog and digital circuitry. There are two pins associated
with the TDC that the user must connect to external components.
Figure 37 shows the recommended component values and their
connections.
For best performance, place components as close as possible to
the device pins. Components with low effective series resistance
(ESR) and low parasitic inductance yield the best results.
AD9547
10F
0.1F
TDC_VRT
TDC_VRB
41
40
0830
0-
01
4
Figure 37. TDC Pin Connections
The PFD is an all-digital block. It compares the digital output from
the TDC (which relates to the active reference edge) with the
digital word from the feedback block (which relates to the roll-
over edge of the DDS accumulator after division by the feedback
divider). The PFD uses a digital code pump and digital integrator
(rather than a conventional charge pump and capacitor) to generate
the error signal that steers the DDS frequency toward phase lock.
Closed-Loop Phase Offset
The all-digital nature of the TDC/PFD provides for numerical
control of the phase offset between the reference and feedback
edges. This allows the user to adjust the relative timing of the
distribution output edges relative to the reference input edges by
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| D38999/20MF11JN | CONN RCPT 11POS WALL MNT W/SCKT |
| AD9549ABCPZ | IC CLOCK GEN/SYNCHRONIZR 64LFCSP |
| ADN2814ACPZ | IC CLOCK/DATA RECOVERY 32LFCSP |
| SM802105UMG | IC SYNTHESIZER 2CH 24-QFN |
| SM802104UMG | IC SYNTHESIZER 2CH 24-QFN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9547BCPZ-REEL7 | 功能描述:IC CLOCK GEN/SYNCHRONIZR 64LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標(biāo)準(zhǔn)包裝:28 系列:- 類型:時鐘/頻率發(fā)生器 PLL:是 主要目的:Intel CPU 服務(wù)器 輸入:時鐘 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:3:22 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:64-TFSOP （0.240"，6.10mm 寬） 供應(yīng)商設(shè)備封裝:64-TSSOP 包裝:管件 |
| AD9548 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad/Octal Input Network Clock Generator/Synchronizer |
| AD9548/PCBZ | 功能描述:BOARD EVAL FOR AD9548 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:PSoC® 主要目的:電源管理，熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板，CD，電源 |
| AD9548/PCBZ | 制造商:Analog Devices 功能描述:Clock Generator Evaluation Board |
| AD9548BCPZ | 功能描述:IC CLOCK GEN/SYNCHRONIZR 88LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 類型:時鐘/頻率發(fā)生器，多路復(fù)用器 PLL:是 主要目的:存儲器，RDRAM 輸入:晶體 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:1:2 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:Digi-Reel® 其它名稱:296-6719-6 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。